IDT7203 IDT [Integrated Device Technology], IDT7203 Datasheet - Page 7

no-image

IDT7203

Manufacturer Part Number
IDT7203
Description
CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
Manufacturer
IDT [Integrated Device Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7203
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT7203
Manufacturer:
INTERSIL
Quantity:
5 510
Part Number:
IDT7203-L25J
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT7203-L25J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT72031L35J
Manufacturer:
JRC
Quantity:
45
Part Number:
IDT72031S35J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7203L120D
Manufacturer:
IDT
Quantity:
166
Part Number:
IDT7203L120DB
Manufacturer:
IDT
Quantity:
166
Part Number:
IDT7203L120J
Manufacturer:
IDT
Quantity:
1 579
Part Number:
IDT7203L120JI
Manufacturer:
IDT
Quantity:
1 579
Part Number:
IDT7203L120LB
Manufacturer:
a
Quantity:
7
Outputs:
further write operations, when the device is full. If the read
pointer is not moved after Reset (
LOW after 2048/4096/8192/16384 writes.
inhibiting further read operations, when the read pointer is equal
to the write pointer, indicating that the device is empty.
dual-purpose output. In the single device mode, when Expan-
sion In (
full memory.
next write operation, the Half-Full Flag (
NOTE:
1.
IDT7203/7204/7205/7206 CMOS ASYNCHRONOUS FIFO
2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
W
FULL FLAG (
EMPTY FLAG (
EXPANSION OUT/HALF-FULL FLAG (
After half of the memory is filled, and at the falling edge of the
and
XI
R
) is grounded, this output acts as an indication of a half-
= V
Q
HF
D
IH
0
0
–Q
–D
,
around the rising edge of
FF
RS
EF
R
W
W
FF
FF
R
8
8
) — The Full Flag (
EF
EF
) — The Empty Flag (
t
RS
RLZ
), the Full Flag (
RS
FF
t
A
.
) will go LOW, inhibiting
HF
Figure 3. Asynchronous Write and Read Operation
t
WPW
) will be set to LOW
XO
XO
t
RC
EF
/
HF
HF
) will go LOW,
t
DATA
DS
t
) — This is a
DATA
WC
FF
IN
) will go
OUT
VALID
Figure 2. Reset
t
RR
t
DH
t
VALID
t
DV
t
WR
RS
5.04
t
and will remain set until the difference between the write pointer
and read pointer is less than or equal to one half of the total
memory of the device. The Half-Full Flag (
the rising edge of the read operation.
nected to Expansion Out (
output acts as a signal to the next device in the Daisy Chain by
providing a pulse to the next device when the previous device
reaches the last location of memory. There will be an
when the Write pointer reaches the last location of memory, and
an additional
location of memory.
bit wide data. These outputs are in a high-impedance condition
whenever Read (
HFH
t
RSC
t
In the Depth Expansion Mode, Expansion In (
DATA OUTPUTS (Q
, t
EFL
t
t
RSS
A
FFH
t
RPW
t
RSS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
XO
DATA
pulse when the Read pointer reaches the last
R
) is in a HIGH state.
OUT
DATA
0
VALID
-Q
t
RHZ
XO
8
IN
) — Q
VALID
) of the previous device. This
t
RSR
0
-Q
8
are data outputs for 9-
2661 drw 05
2661 drw 04
HF
) is then reset by
XI
XO
) is con-
pulse
7

Related parts for IDT7203