FS450 ETC2 [List of Unclassifed Manufacturers], FS450 Datasheet - Page 34

• Manufacturer Part Number: FS450
• Description: i-Net TV Interface Video Processor
• Manufacturer: ETC2 [List of Unclassifed Manufacturers]

FS450, FS451
6.2.14 MISC - Miscellaneous Bits 34, 35 Register
Miscellaneous Bits Register (34)
Miscellaneous Bits Register (35)
Reg
34
35
35
Notes:
JUNE, 2000, VERSION 1.2
GTLIO_PD
1)
2)
3)
4)
5)
7
0
7
M is loaded with the desired value -2
N is loaded with the desired value -1
Using the 24 bit NCON and NCOD yields a very fine frequency resolution of 1.5 Hz but dithers the clock.
The speed of the clock dither is sufficiently limited by the narrowband (around 5 kHz) PLL to prevent any
problem with data transfers to the FS450. In fact, it provides an advantage for passing EMI certification
and behaves much like off the shelf dithered clocks designed specifically for that purpose.
Using the 11 bit M/N ratio gives a frequency resolution of 13 kHz, but it has no dithering. This is ideal for
dual VGA monitor and TV applications. Dithering the clock to a VGA controller makes the lines wiggle on
the connected VGA monitor, making it difficult to read. This however limits the scaling possibilities, and
close attention has to be paid to the factors of the VGA/TV pixels and lines so that they cancel down to 11
bit M and N numbers.
Both M/N and Numerator/Denominator can be used together, to generate a compromise performance.
Bit#
5,4
6
0
6
0
1
7
NCO_LOAD
NCO_LOAD
Bit Name
NCO_LOAD
VGACKDIV
GTLIO_PD
0
1
2
3
5
5
0
Table 5: NCO_LOAD Control Bits
1
1-0
Meaning
Load NCO Numerator and Denominator only.
Load M and N PLL Dividers only.
Load NCO Numerator and Denominator and
Load M and N PLL Dividers and set NCO
NCO_LOAD
set M=512, N=128.
Numerator and Denominator both to 50.
Description
NCO Load Control Bits. The PLL M and N dividers and the
NCO Numerator (NCON) and denominator (NCOD) share the
same address (separate memory). The NCO Load Control bits
determine which registers are loaded when the NCON and
NCOD registers are written (see table below). M uses the lower
11 bits of NCON, and N uses the lower 11 bits of NCOD.
VGA Clock Divide. Setting this bit divides the internal clock by
2 when the VGA input is in decimation (for XGA) mode.
GTL I/O Power Down. Setting this bit puts all the GTL pins
into power down mode.
4
0
4
34
0
COPYRIGHT
3
0
3
0
1999, 2000 FOCUS ENHANCEMENTS, INC.
PRELIMINARY PRODUCT DESCRIPTION
2
0
2
0
PRELIMINARY INFORM ATION
VGACKDIV
1
0
1
0
0
0
0