pallv16v8-10 Lattice Semiconductor Corp., pallv16v8-10 Datasheet - Page 8

• Manufacturer Part Number: pallv16v8-10
• Description: Low Voltage, Zero Power 20-pin Ee Cmos Universal Programmable Array Logic
• Manufacturer: Lattice Semiconductor Corp.

Quality and Testability
The PALLV16V8 offers a very high level of built-in quality. The erasability if the device provides a
direct means of verifying performance of all the AC and DC parameters. In addition, this verifies
complete programmability and functionality of the device to yield the highest programming yields
and post-programming function yields in the industry.
Technology
The high-speed PALLV16V8Z is fabricated with Vantis’ advanced electrically-erasable (EE) CMOS
process. The array connections are formed with proven EE cells. This technology provides strong
input-clamp diodes and a grounded substrate for clean switching.
Zero-Standby Power Mode
The PALLV16V8 features a zero-standby power mode. When none of the inputs switch for an
extended period (typically 50 ns), the PALLV16V8Z will go into standby mode, shutting down most
of its internal circuitry. The current will go to almost zero (I
< 30 A). The outputs will maintain
CC
the states held before the device went into the standby mode. There is no speed penalty associated
with coming out of standby mode.
When any input switches, the internal circuitry is fully enabled, and power consumption returns
to normal. This feature results in considerable power savings for operation at low to medium
frequencies. This saving is illustrated in the I
vs. frequency graph.
CC
The PALLV16V8Z-20 has the free-running-clock feature. This means that if one or more registers
are used, switching only the CLK will not wake up the logic array or any macrocell. The device
will not be in standby mode because the CLK buffer will draw some current, but dynamic I
will
CC
typically be less than 2 mA.
Product-Term Disable
On a programmed PALLV16V8Z, any product terms that are not used are disabled. Power is cut off
from these product terms so that they do not draw current. As shown in the I
vs. frequency
CC
graph, product-term disabling results in considerable power savings. This saving is greater at the
higher frequencies.
Further hints on minimizing power consumption can be found in a separate document entitled,
Minimizing Power Consumption with Zero-Power PLDs.
8
PALLV16V8-10 and PALLV16V8Z-20 Families