k4d553238f-gc Samsung Semiconductor, Inc., k4d553238f-gc Datasheet
k4d553238f-gc
Available stocks
Related parts for k4d553238f-gc
k4d553238f-gc Summary of contents
Page 1
... K4D553238F-GC 256Mbit GDDR SDRAM INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND. ...
Page 2
... K4D553238F-GC Revision History Revision 1.3(March 11, 2005) • Typo corrected Revision 1.2(February 23, 2005) • Typo corrected Revision 1.1 (December 29, 2004) • Typo corrected Revision 1.0 (November 11, 2004) • Defined DC specification • Changed AC spec format Revision 0.0 (September 7, 2004) - • Defined target specification Target Spec - 2 - 256M GDDR SDRAM ...
Page 3
... Differential clock input ORDERING INFORMATION Part NO. K4D553238F-GC2A K4D553238F-GC33 K4D553238F-GC36 * K4D553238F-VC is the Lead Free package part number. GENERAL DESCRIPTION FOR 2M x 32Bit x 4 Bank DDR SDRAM The K4D553238F is 268,435,456 bits of hyper synchronous data rate Dynamic RAM organized 2,097,152 words by 32 bits, fabricated with SAMSUNG ’ ...
Page 4
... K4D553238F-GC PIN CONFIGURATION (Top View DQS0 DM0 VSSQ C DQ4 VDDQ NC D DQ6 DQ5 VSSQ E DQ7 VDDQ VDD F DQ17 DQ16 VDDQ G DQ19 DQ18 VDDQ DQS2 DM2 NC H DQ21 DQ20 VDDQ J DQ22 DQ23 VDDQ K CAS WE VDD L RAS BA0 N NOTE: 1 ...
Page 5
... K4D553238F-GC INPUT/OUTPUT FUNCTIONAL DESCRIPTION Symbol Type CK, CK*1 Input CKE Input CS Input RAS Input CAS Input WE Input DQS ~ DQS Input/Output Input Input/Output Input Input Power Supply Power Supply DDQ SSQ V Power Supply ...
Page 6
... K4D553238F-GC BLOCK DIAGRAM (1Mbit x 32I Bank) Bank Select CK,CK ADDR LCKE LRAS LCBR CK,CK CKE 32 Intput Buffer CK, CK Data Input Register Serial to parallel 64 2Mx32 2Mx32 2Mx32 2Mx32 Column Decoder Latency & Burst Length Programming Register LWE LCAS LWCBR Timing Register CS RAS CAS ...
Page 7
... K4D553238F-GC FUNCTIONAL DESCRIPTION • Power-Up Sequence DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. 1. Apply power and keep CKE at low state (All other inputs may be undefined) - Apply VDD before VDDQ . - Apply VDDQ before VREF & VTT 2. Start clock and maintain stable condition for minimum 200us. ...
Page 8
... K4D553238F-GC MODE REGISTER SET(MRS) The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation ...
Page 9
... K4D553238F-GC EXTENDED MODE REGISTER SET(EMRS) The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extened mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by assert- ing low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register) ...
Page 10
... K4D553238F-GC ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss DD Voltage on V supply relative to Vss DD Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. ...
Page 11
... K4D553238F-GC DC CHARACTERISTICS Recommended operating conditions Unless Otherwise Noted, T Parameter Symbol Operating Current I CC1 (One Bank Active) Precharge Standby Current I P CC2 in Power-down mode Precharge Standby Current I N CC2 in Non Power-down mode Active Standby Current I P CC3 power-down mode Active Standby Current ...
Page 12
... K4D553238F-GC AC OPERATING TEST CONDITIONS Parameter Input reference voltage for CK(for single ended) CK and CK signal maximum peak swing CK signal minimum slew rate Input Levels Input timing measurement reference level Output timing measurement reference level Output load condition Note case of differential clocks(CK and CK ), input reference voltage for clock and CK’s crossing point. ...
Page 13
... K4D553238F-GC AC CHARACTERISTICS Parameter CL=3 CK cycle time CL=4 CK high level width CK low level width DQS out access time from CK Output access time from CK Data strobe edge to Dout edge Read preamble Read postamble CK to valid DQS-in DQS-In setup time DQS-in hold time DQS write postamble ...
Page 14
... K4D553238F-GC Note The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid. - The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case ...
Page 15
... The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer unconditionally. AC CHARACTERISTICS (II) K4D553238F-GC2A Frequency Cas Latency 350MHz ( 2.86ns ) 4 300MHz ( 3.3ns ) 4 275MHz ( 3.6ns ) 4 K4D553238F-GC33 Frequency Cas Latency 300MHz ( 3.3ns ) 4 275MHz ( 3.6ns ) 4 K4D553238F-GC36 Frequency Cas Latency 275MHz ( 3.6ns ) 4 -2A -33 Min Max Min 42.9 - 42.9 48.6 - 49.5 28.6 100K 29.7 13 ...
Page 16
... K4D553238F-GC Simplified Timing( ...
Page 17
... K4D553238F-GC PACKAGE DIMENSIONS (144-Ball FBGA) 0.10 Max 0.45 ± 0.05 0.35 1.40 A1 INDEX MARK 12.0 <Top View> 0.8x11=8.8 0 ± 0.05 0.40 Max <Bottom View> 256M GDDR SDRAM 12.0 A1 INDEX MARK 0.8 0.40 Unit : mm Rev 1.3 (Mar. 2005) ...