msm80c85ahrs Oki Semiconductor, msm80c85ahrs Datasheet - Page 5

no-image

msm80c85ahrs

Manufacturer Part Number
msm80c85ahrs
Description
8-bit Cmos Microprocessor
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSM80C85AHRS
Manufacturer:
OKI
Quantity:
1 235
Part Number:
MSM80C85AHRS
Manufacturer:
ROHM Semiconductor
Quantity:
28
Company:
Part Number:
MSM80C85AHRS
Quantity:
350
Company:
Part Number:
MSM80C85AHRS
Quantity:
147
¡ Semiconductor
RESET IN
(Input)
RESET OUT
(Output)
X
(Input)
CLK
(Output)
SID
(Input)
SOD
(Output)
V
GND
TRAP
RST 7.5
RST 6.5
RST 5.5
INTR
1
CC
Name
, X
Symbol
2
Notes: (1) The processor pushes the PC on the stack before branching to the indicated
Priority
(2) The address branched to depends on the instruction provided to the cpu
Table 1 Interrupt Priority, Restart Address, and Sensitivity
1
2
3
4
5
Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops and release
power down mode. The data and address buses and the control lines are 3-stated during RESET and
because of the asynchronous nature of RESET IN, the processor's internal registers and flags may be
altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing
connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as
long as RESET IN is applied.
Indicated cpu is being reset. Can be used as a system reset. The signal is synchronized to
the processor clock and lasts an integral number of clock periods.
X
clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal
operating frequency.
Clock Output for use as a system clock. The period of CLK is twice the X
Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction
is executed.
Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
+ 5 Volt supply
Ground Reference.
address.
when the interrupt is acknowledged.
1
and X
2
are connected to a crystal to drive the internal clock generator. X
Address Branched To (1)
When Interrupt Occurs
3CH
2CH
24H
34H
(2)
Function
Rising edge and high level unit sampled.
Rising edge (latched).
High level unitl sampled.
High level until sampled.
High level until sampled.
MSM80C85AHRS/GS/JS
Type Trigger
1
, X
1
2
can also be an external
input period.
5/29

Related parts for msm80c85ahrs