msm82c55a-2rs Oki Semiconductor, msm82c55a-2rs Datasheet - Page 16

no-image

msm82c55a-2rs

Manufacturer Part Number
msm82c55a-2rs
Description
Cmos Programmable Peripheral Interface
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSM82C55A-2RS
Manufacturer:
OKI
Quantity:
6 100
Part Number:
MSM82C55A-2RS
Manufacturer:
OKI
Quantity:
6 100
Part Number:
MSM82C55A-2RS
Manufacturer:
OKI
Quantity:
2 944
Part Number:
MSM82C55A-2RS
Manufacturer:
OKI
Quantity:
20 000
¡ Semiconductor
3. Mode 2 (Strobe bidirectional bus I/O operation)
(b) When group A is mode 1 input and group B is mode 1 output.
In mode 2, it is possible to transfer data in 2 directions through a single 8-bit port. This
operation is akin to a combination between input and output operations. Port C waits for
the control signal in this case, too. Mode 2 is available only for group A, however.
Next, a description is made on mode 2.
OBF (Output buffer full flag output)
This signal when turned to low level indicates that data has been written to the internal
output latch upon receipt of the WR signal from the CPU. At this time, port A is still in the
high impedance status and the data is not yet output to the outside. This signal turns to low
level at the rising edge of the WR and high level at the falling edge of the ACK.
ACK (Acknowledge input)
When a low level signal is input to this pin, the high impedance status of port A is cleared,
the buffer is enabled, and the data written to the internal output latch is output to port A.
When the input returns to high level, port A is made into the high impedance status.
STB (Strobe input)
When this signal turns to low level, the data output to the port from the pin is fetched into
the internal input latch. The data is output to the data bus upon receipt of the RD signal from
the CPU, but it remains in the high impedance status until then.
IBF (Input buffer full flag output)
This signal when turned to high level indicates that data from the pin has been fetched into
the input latch. This signal turns to high level at the falling edge of the STB and low level
at the rising edge of the RD.
D
1
WR
7
RD
D
0
6
D
1
5
PB
PA
PC
D
1
4
7
7
6
- PA
- PB
, PC
PC
PC
PC
PC
PC
PC
1/0
D
0
4
5
3
7
0
1
2
0
3
8
2
2
8
8
D
1
STB
IBF
INTR
I/O
OBF
ACK
INTR
2
A
Selection of I/O of PC
when not defined as a control pin.
A
B
B
A
B
D
0
1
Group A: Mode 1 Input
Group B: Mode 1 Output
1 = Input
0 = Output
D
¥
0
MSM82C55A-2RS/GS/VJS
6
and PC
7
16/26

Related parts for msm82c55a-2rs