sh6622a SinoWealth Micro-Electronics Corp. Ltd, sh6622a Datasheet
sh6622a
Related parts for sh6622a
sh6622a Summary of contents
Page 1
... Powerful interrupt sources: - Internal interrupt (Timer0) - External interrupts: PortB & PortC (Falling edge) General Description SH6622A is a 4-bit microcontroller. This chip integrates the SH6610C 4-bit CPU core with SRAM, 4K program ROM, Timer and I/O Port. Pin Configuration Mask 4-bit Microcontroller Oscillator (code option) ...
Page 2
... Bit programmable I/O. Vector Interrupt (Active falling edge) Bit programmable I/O Bit programmable I/O. Vector Interrupt (Active falling edge) Power supply pin OSC output pin, There is a signal with a frequency of F OSC input pin, connected to crystal, ceramic or external resistor 2 SH6622A PORTA [3:0] PORTB [3:0] PORTC [3:0] PORTD [3:0] PORTE [3:0] PORTF [1:0] ...
Page 3
... Binary addition/subtraction (ADC, SBC, ADD, SUB, ADI, SBI) 2. ROM The SH6622A can address up to 4096 X 16 bit of program area from $000 to $FFF. Service routine as starting vector address. Vector Address Area ($000 to $004) The program is sequentially executed. There is an area address $000 through $004 that is reserved for a special interrupt service routine such as starting vector address ...
Page 4
... W T0S T0E SH6622A Remarks Interrupt enable flags Interrupt request flags Timer0 Mode register (Prescaler) Reserved Timer0 load/counter register low digit Timer0 load/counter register high digit Reserved LPD Enable Control (LPD3 - 0): 1010: LPD Enable (Default); 0101: LPD Disable PORTA PORTB PORTC ...
Page 5
... LPD > LPD : LPD detect voltage about 1.6 - 1.7V and lower than V Bit1 Bit0 R/W LPD Enable Control (LPD3 - 0): LPD0 W 1010: LPD Enable (Default); 0101: LPD Disable Enable LPD circuit (Power-on initial) Disable LPD circuit 5 SH6622A -MIN (2.2V). DD Remark ...
Page 6
... OR CK RESET QB BIT1 BIT0 R/W T0S T0E W 6 SH6622A Remarks Set PORTA to be output port Set PORTB to be output port Set PORTC to be output port Set PORTD to be output port Set PORTE to be output port Set PORTF to be output port V DD I/O PIN ...
Page 7
... The input clock of watchdog timer is generated by a built-in RC oscillator. So that the WDT will always run even in the STOP mode. SH6622A generates a RESET condition when watchdog is time-out. Watchdog can be enabled or disabled permanently by user option. To prevent it from time-out and generating a device RESET condition, you should write this bit as "1" before timing-out ...
Page 8
... Timer0 SH6622A has one 8-bit timer. The time/counter has the following features: . 8-bit timer/counter . Readable and writeable . Automatic reloadable counter . 8-prescaller scale is available . Internal and external clock select . Interrupt on overflow from $FF to $00 . Edge select for external event Following is a simplified timer block diagram: ...
Page 9
... OSC ∆ OSC ∆ OSC Δ OSC ∆ ≥ OSC N + ∆ OSC N 9 SH6622A Ratio N 512 128 When prescaler ratio selects /20, T0C is the OSC ...
Page 10
... DD C1, C2 < 10p ( C1, C2 Setting : Ceramic 400KHz : 20p < C1, C2 < 470p (V Ceramic 20p < C1, C2 < 150p (V 400K ~ 4MHz Ceramic 4MHz : 20p < C1, C2 < 100p (V C1, C2 < 10p ( Fosc/4 External clock source 10 SH6622A = 5V 3V 5V); DD ...
Page 11
... Initial State Hardware Program counter CY Data memory System register AC Timer counter Timer load register WDT counter WDT prescaler I/O ports LPD3 ~ 0 T0S T0E WDT After power on reset $000 Undefined Undefined Undefined Undefined Input 1010 (Enable LPD SH6622A ...
Page 12
... AC, Mx ← ← AC, Mx ← AC, Mx ← Mx ⊕ I AC, Mx ← AC, Mx ← Mx & I Function AC; Mx ← Decimal adjustment for add. AC; Mx ← Decimal adjustment for sub. 12 SH6622A Flag Change Flag Change CY ...
Page 13
... X (Not including p) PC ←ST; TBR ← hhhh; PC AC← llll CY; PC ← ST ← X (Include p) PC ← (PC11-PC8) (TBR) (AC Operation I Immediate data ⊕ Logical exclusive OR | Logical OR & Logical AND bbb RAM bank = 000 TBR Table Branch Register 13 SH6622A Flag Change Flag Change CY ...
Page 14
... Option Code Option 1. OSC: osc2 osc1 osc0 OSC type External (Default X’tal 400K - 4MHz Ceramic X’tal 32.768KHz 2. WDT_EN: 0: Enable (Default); 1: Disable. 14 SH6622A ...
Page 15
... GND + 0 SH6622A periods may affect device Condition All output pins unloaded (Execute NOP instruction) All output pins unloaded All output pins unloaded, LPD off (If LPD on 3µA) SB2X SB2 WDT off (If WDT on 15µ ...
Page 16
... X’tal Osc = 32.768KHz Ceramic Osc = 400KHz Osc = 400KHz PPM Crystal oscillator: [F(5.0) - F(4.5)]/F(5.0) 10 PPM Crystal oscillator 30P 0.1 % Ceramic resonator Osc: [F(5.0) - F(4.5)]/F(5.0) ± Include supply voltage and chip to chip variation = 50mA 150mA SS 16 SH6622A Condition = 5.0V DD ...
Page 17
... OSC3 WDT 1 PPM 10 PPM 0.1 % ± SB1 OP 17 SH6622A = 4MHz, unless otherwise specified) Condition V All output pins unloaded (Execute NOP instruction) All output pins unloaded All output pins unloaded, LPD off (If LPD on SB2X SB2 WDT off (If WDT on SB2X SB2 ...
Page 18
... T0 RC OSCO Timing Waveform RC - OSC PORT OSCO - RC Built-in RC Oscillator RESET OSC WDT Built-in RC Min. Typ. Max. 1 122 (T + 40)/ TiwL Tiw Tosc1 (Tosc2, Tosc3) 18 SH6622A Unit Condition µ Prescaler divide ratio Twdt ...
Page 19
... Typical RC oscillator Resistor vs. Frequency: (for reference only) 500 450 400 350 300 250 200 150 100 50 0 100 : (for reference only 6.0 2.0 : (for reference only) DD 4200 4000 3800 3600 3400 3200 3000 4.0 5.0 R 3.0V) DD 1000 F (KHz) 19 SH6622A F = 4MHz 3.0 4.0 5.0 V (Volts) DD 2.0 3.0 4.0 5.0 V (Volts) DD 10000 ...
Page 20
... For high reliability better to be added. (4) PORTA - E: I/O 22KΩ 47KΩ C1 0.1µ OSCI T0 OSCO RESET PORTA ~ PORTF GND T0 OSCI V DD OSCO RESET PORTA ~ PORTF GND V DD 470KΩ OSCI T0 1000pF OSCO RESET PORTA ~ PORTF GND 20 SH6622A 20p 20p I/O 100P 100P I/O I/O ...
Page 21
... AP4 (1) PORTA - C: as scan KEYBOARD (32 keys) (2) PORTD - F: I/O I/O PORTD ~ PORTF Pull-high resistor Ω 47K PC0 PC1 PC2 PC3 PB0 PB1 PB2 PB3 PA0 PA1 PA2 PA3 21 SH6622A V DD ...
Page 22
... 100Ω 47K 0. SH6622A V DD ON/OFF 28 PE1 PE2 27 PE3 PE0 26 PF1 PF0 25 C PA1 PA2 24 PA3 PA0 1 23 120P - 470P OSCI T0 22 XC1 RESET OSCO ...
Page 23
... AP6: Reset Protection Circuit 1 RESET will be pulled to GND when V AP7: Reset Protection Circuit 2 RESET will be pulled to GND when ( 33K 10K RESET 40K goes lower than Zener voltage + 0.7V 10K RESET 40K R2 X R1/(R1 + R2)) is lower than 0. SH6622A ...
Page 24
... X Y Pad No -586.55 15 -586.55 16 -586.55 17 -586.55 18 -586.55 19 -586.55 20 -584.30 21 -441.40 22 -188.65 23 537.75 24 586.55 25 586.55 26 586.55 27 586.55 28 586.55 586.55 24 SH6622A GND NC 7 RESET Designation -178. -310. -430. -562. -701. -717 ...
Page 25
... Larger package size and in tray packing L Larger package size and in tube packing B Larger package size and in tape & reel packing T Smaller package size and in tray packing S Smaller package size and in tube packing N Smaller package size and in tape & reel packing 25 SH6622A Packing Tray Tube Tube ...
Page 26
... Typ. (1.400 Max.) 35.26 Typ. (35.56 Max.) 0.310 ± 0.010 E 0.288 ± 0.005 1 0.100 ± 0.010 1 0.130 ± 0.010 L 0° ~ 15° 0.350 ± 0.020 A S 0.055 Max. does not include resin fins SH6622A unit: inches/ α 4.45 Max. 0.25 Min. 3.30 ± 0.13 0.46 + 0.10 - 0.05 1.52 + 0.10 - 0.05 0.25 + 0.10 - 0.05 7.87 ± 0.25 7.32 ± 0.13 2.54 ± 0.25 3.30 ± ...
Page 27
... NOM. 1 0.465 ± 0.012 E 0.036 ± 0.008 L 0.067 ± 0.008 E S 0.047 Max. y 0.004 Max. θ 0° ~ 10° is for PC Board surface mount pad pitch design 1 27 SH6622A unit: inches/ Detail See Detail F 2.85 Max. 0.10 Min. 2.49 ± 0.13 0.41 + 0.10 - 0.05 0.25 + 0.10 - 0.05 18.11 ± ...
Page 28
... Data Sheet Revision History Version 2.4 Add package and packing information in ordering information 2.3 Change RC Frequency Variation to ±20% 2.2 Add Reset Protection Circuit (AP6 and AP7) 1.0 Original Content 28 SH6622A Date Jul. 2004 Apr. 2002 Feb. 2002 Jul. 1999 ...