glt41116 G-Link Technology Corporation, glt41116 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
glt41116
Manufacturer Part Number
glt41116
Description
64k X 16 Cmos Dynamic Ram With Fast Page Mode
Manufacturer
G-Link Technology Corporation
Datasheet
1.GLT41116.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
glt41116-35J
Manufacturer:
ISSI
Quantity:
2 148
Company:
Part Number:
glt41116-35J4
Manufacturer:
GL
Quantity:
99 587
Part Number:
glt41116-35J4
Manufacturer:
CREATIVE
Quantity:
20 000
Company:
Part Number:
glt41116-40J4
Manufacturer:
SANYO
Quantity:
86
Part Number:
glt41116-40J4
Manufacturer:
GLT
Quantity:
20 000
Company:
Part Number:
glt41116-40TC
Manufacturer:
PANASONIC
Quantity:
2 720
Part Number:
glt41116-40TC
Manufacturer:
GLINK
Quantity:
20 000
Notes
1. An initial pause of 100 s is required after power-up followed by any 8
2. V
3. Measured with an equivalent to 2 TTL loads and 100pF.
4. For read cycles, the access time is defined as follows:
5. t
6. t
7. t
8. t
9. Either t
10. t
11.This specification is referenced to
G -LINK
before
are measured between V
t
operation.
as electric characteristics only. If t
will remain high impedance for the duration of the cycle. If t
t
read from the selected address. If neither of the above conditions is satisfied, the condition of the
data
out is indeterminate.
not referenced to V
should be satisfied.
late write or read modify write cycles.
AR
CRP(min)
OFF(max.)
RAD(MAX.)
WCS
AWD
IH(min.)
sheet
t
t
t
WP(min.)
RAD
RAD(max.)
RCD(max.)
, t
, t
WCR
RWD
t
and V
RCH(min.)
requirement should be applicable for
RAS
AWD(min.)
t
, and t
and t
RAD(MAX.)
and t
is applicable for late write cycle or read modify write cycle. In early write cycles, t
< t
< t
, t
Input Conditions
RAD
RCD
CWD
Refresh cycles to initialize the internal circuit.
IL(min.)
OEZ(max.)
RCD(MAX.)
DHR
, then the cycle is a read-modify-write cycle and the data output will contain the data
or t
and t
and t
and t
RRH(min.)
are referenced to t
are reference levels for measuring timing of input signals. Transition times
OH
RCD
define the time at which the output achieves the open circuit condition and are
RCD
or V
indicate the points which the access time changes and are not the limits of
AWD
Web : www.glink.com.tw
IH(min.)
must be satisfied for a read cycle.
G-Link Technology Corporation,Taiwan
OL
t
RCD(MAX.)
are non restrictive operating parameters. They are included in the data
t
.
RCD(MAX.)
and V
WCS
TEL : 886-2-27968078
CAS
64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE
IL(max.)
RAD(max.)
t
WCS(min.)
falling edge in early write cycles and to
, AC measurements assume t
- 8 -
.
RAS
Access Time
Email : sales@glink.com.tw
t
t
t
RAC(MAX.)
AA(MAX.)
CAC(MAX.)
, the cycle is an early write cycle and the data output
,
CAS
cycle preceded by any cycles.
CWD
t
CWD(min.)
RAS
T
= 3ns.
,t
only Refresh or
RWD
t
RWD (min.)
WE
falling edge in
GLT41116
Feb 2004 (Rev 2.1)
and
CAS
WCH(min.)