ssd1322z Newhaven Display International, Inc, ssd1322z Datasheet
ssd1322z
Related parts for ssd1322z
ssd1322z Summary of contents
Page 1
SEMICONDUCTOR TECHNICAL DATA 480 x 128, Dot Matrix High Power OLED/PLED Segment/Common Driver with Controller This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice. http://www.solomon-systech.com SSD1322 Rev ...
Page 2
CONTENTS 1 GENERAL DESCRIPTION.................................................................................................. 6 2 FEATURES ............................................................................................................................. 6 3 ORDERING INFORMATION.............................................................................................. 6 4 BLOCK DIAGRAM ............................................................................................................... 7 5 DIE PAD FLOOR PLAN ....................................................................................................... 8 6 PIN ARRANGEMENT ........................................................................................................ 12 6.1 SSD1322UR1 PIN ASSIGNMENT 7 PIN DESCRIPTIONS........................................................................................................... 14 8 FUNCTIONAL ...
Page 3
Set Multiplex Ratio (CAh) ...........................................................................................................................45 10.1.25 Set Command Lock (FDh)...........................................................................................................................45 11 MAXIMUM RATINGS........................................................................................................ CHARACTERISTICS................................................................................................... CHARACTERISTICS................................................................................................... 48 14 APPLICATION EXAMPLES ............................................................................................. 53 15 PACKAGE INFORMATION.............................................................................................. 55 15.1 SSD1322UR1 DETAIL DIMENSION SSD1322 Rev 0.10 P ...
Page 4
... TABLES T 3 ABLE RDERING NFORMATION T 5-1: SSD1322Z ABLE UMP IE T 6-1: SSD1322UR1 P A ABLE IN SSIGNMENT T 7-1: SSD1352 P D ABLE IN ESCRIPTION T 7 ABLE US NTERFACE SELECTION T 8-1 : MCU ABLE INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE T 8 6800 ABLE ONTROL PINS 8080 ABLE ONTROL PINS OF ...
Page 5
... FIGURES F 4-1 : SSD1322 B D IGURE LOCK IAGRAM F 5-1: SSD1322Z D D IGURE IE RAWING F 5-2: SSD1322Z IGURE ALIGNMENT MARK DIMENSION F 6-1: SSD1322UR1 P A IGURE IN SSIGNMENT F 8 IGURE ATA READ BACK PROCEDURE F 8 IGURE XAMPLE OF RITE PROCEDURE IGURE XAMPLE OF EAD PROCEDURE IGURE ISPLAY DATA READ BACK PROCEDURE ...
Page 6
... Programmable Frame Rate and Multiplexing Ratio • Row re-mapping and Column re-mapping • Sleep mode current <10uA with ram data kept • Operating temperature range -40°C to 85°C. 3 ORDERING INFORMATION Ordering SEG COM Part Number SSD1322Z 480 128 64 SSD1322UR1 256 (dual COM) SSD1322 Rev 0.10 P 6/56 (Core V DD ...
Page 7
BLOCK DIAGRAM V CI BGGND V Regulator RES# CS# D/C# R/W# (WR#) E(RD#) BS0 BS1 DDIO DD1 LSS V ...
Page 8
... SSL Logo (-5682.11,-258.98) (For details dimension please see Figure 5-2) SSD1322Z Pad 1,2,3,…->728 Gold Bumps face up Figure 5-2: SSD1322Z alignment mark dimension Center: (-5364.61, -309.88 µm Size: Apr 2008 12 1.53 mm ...
Page 9
... Table 5-1: SSD1322Z Bump Die Pad Coordinates Pad no. Pin name X-pos Y-pos Pad no. 1 LVSS -5833.06 -669. LVSS -5798.06 -669. COM84 -5758.06 -669. COM85 -5723.06 -669. COM86 -5688.06 -669. COM87 -5653.06 -669. COM88 -5618.06 -669. COM89 -5583 ...
Page 10
Pad no. Pin name X-pos Y-pos Pad no. 321 SEG102 3500 687.81 401 322 SEG103 3475 687.81 402 323 SEG104 3450 687.81 403 324 SEG105 3425 687.81 404 325 SEG106 3400 687.81 405 326 SEG107 3375 687.81 406 327 SEG108 ...
Page 11
Pad no. Pin name X-pos Y-pos 641 SEG417 -4500 687.81 642 SEG418 -4525 687.81 643 SEG419 -4550 687.81 644 SEG420 -4575 687.81 645 SEG421 -4600 687.81 646 SEG422 -4625 687.81 647 SEG423 -4650 687.81 648 SEG424 -4675 687.81 649 SEG425 ...
Page 12
PIN ARRANGEMENT 6.1 SSD1322UR1 pin assignment Note: (1) COM sequence is listed in terms of dual COM mode; refer to Table 9-1 for details. SSD1322 Rev 0.10 P 12/56 Apr 2008 Figure 6-1: SSD1322UR1 Pin Assignment Solomon Systech ...
Page 13
Pad no. Pin name Pad no. Pin name COMB15 2 VSS 82 COMB14 3 VCC 83 COMB13 4 VCOMH 84 COMB12 5 VLSS 85 COMB11 COMB10 COMB9 COMB8 ...
Page 14
PIN DESCRIPTIONS Key Input O =Output IO = Bi-directional (input/output) Pull HIGH= connect Power pin Pin Name Pin Type Description V P Power supply pin for core logic operation. A capacitor is required ...
Page 15
Pin Name Pin Type Description I I This pin is the segment output current reference pin. REF A resistor should be connected between this pin and V around 10uA. Please refer to section 8.6 for the formula of resistor value ...
Page 16
Pin Name Pin Type Description FR O This pin is No Connection pins. Nothing should be connected to this pin. This pin should be left open individually. DOF# O This pin is No Connection pins. Nothing should be connected to ...
Page 17
FUNCTIONAL BLOCK DESCRIPTIONS 8.1 MCU Interface SSD1322 MCU interface consist of 8 data pin and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection ...
Page 18
Figure 8-1 : Data read back procedure - insertion of dummy read R/ Databus Write column address 8.1.2 MCU Parallel 8080-series Interface The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#. A ...
Page 19
Table 8-3 : Control pins of 8080 interface (Form 1) Function Write command Read status Write data Read data Note (1) ↑ stands for rising edge of signal (2) H stands for HIGH in signal (3) L stands for LOW ...
Page 20
Under serial mode, only write operations are allowed. Figure 8-5 : Write procedure in 4-wire Serial interface mode CS# D/C# SDIN/ DB1 DB2 SCLK SCLK(D0) SDIN(D1 8.1.4 MCU Serial Interface (3-wire SPI) The 3-wire serial interface consists of ...
Page 21
Reset Circuit When RES# input is pulled LOW, the chip is initialized with the following status: 1. Display is OFF 2. 128 MUX Display Mode 3. Normal segment and display data column address and row address mapping (SEG0 mapped ...
Page 22
Command Decoder This module determines whether the input should be interpreted as data or command based upon the input of the D/C# pin. If D/C# pin is HIGH, data is written to Graphic Display Data RAM (GDDRAM ...
Page 23
SEG/COM Driving Block This block is used to derive the incoming power sources into the different levels of internal use voltage and current. • the most positive voltage supply. CC • the Common deselected level. ...
Page 24
SEG / COM Driver Segment drivers consist of 480 current sources to drive OLED panel. The driving current can be adjusted from 0 to 300uA with 8 bits, 256 steps by contrast setting command (C1h). Common drivers generate scanning ...
Page 25
Figure 8-10 : Segment and Common Driver Block Diagram – Dual COM mode V COMH Non - selected Row Selected Row Common Driver COMA The commons are scanned sequentially, row by row row is not selected, all the ...
Page 26
Figure 8-11 : Segment and Common Driver Signal Waveform One Frame Period COM 0 V COMH COMH COM This row is selected to Voltage V COMH Segment ...
Page 27
In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level The amplitude of V can be programmed by the command BBh. The period of phase 2 can be LSS P ...
Page 28
Gray Scale Decoder The gray scale effect is generated by controlling the pulse width (PW) of current drive phase, except GS0 there is no pre-charge (phase 2, 3) and current drive (phase 4). The driving period is controlled by ...
Page 29
Power ON and OFF sequence The following figures illustrate the recommended power ON and power OFF sequence of SSD1322 (assume V and V are at the same voltage level and internal V CI DDIO Power ON sequence: 1. Power ...
Page 30
V Regulator DD In SSD1322, the power supply pin for core logic operation, V internally regulated through the V The internal V regulator is enabled by setting bit A[ command ABh “Function Selection” should ...
Page 31
COMMAND TABLE (D/C#=0, R/W#(WR E(RD#)=1) unless specific setting is stated) Fundamental Command Table D/C# Hex A[6: ...
Page 32
D/C# Hex A[6: A4~ A[6: ...
Page 33
D/C# Hex A[7: A[3: ...
Page 34
D/C# Hex A[4: A[3: ...
Page 35
COMMAND 10.1.1 Enable Gray Scale Table (00h) This command is sent to enable the Gray Scale Table setting (command B8h). 10.1.2 Set Column Address (15h) This triple byte command specifies column start address and end address of the display ...
Page 36
Set Row Address (75h) This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the ...
Page 37
Set Re-map & Dual COM Line Mode (A0h) This command has multiple configurations and each bit setting is described as follows: • Address increment mode (A[0]) When A[0] is set to 0, the driver is set as horizontal address ...
Page 38
Figure 10-5: GDDRAM in Gray Scale mode with or without Column Address (A[1]) & Nibble remapping (A[2]) Normal, A[ & A[ Remap, A[ & A[ Remap, A[ & A[2] = ...
Page 39
... COM65 COM126 COM127 COM63 COM62 Pad 1,2,3,… Gold Bumps face up Figure 10-6 Figure 10-7 Case 2 A[5] =1 B[4]=0 Disable Dual COM mode ROW126 480 x 128 ROW2 ROW0 COM0 SSD1322Z COM1 COM127 COM63 Pad 1,2,3,… Gold Bumps face up ROW63 ROW62 ROW1 ROW0 COM0 COM1 Solomon Systech ...
Page 40
Set Display Start Line (A1h) This command is used to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 127. MUX ratio = 128 and MUX ...
Page 41
Set Display Offset (A2h) This command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals one of COM0-127. For example, to move the ...
Page 42
Set Display Mode (A4h ~ A7h) These are single byte command and they are used to set Normal Display, Entire Display ON, Entire Display OFF and Inverse Display. • Normal Display (A4h) Reset the above effect and turn the ...
Page 43
Partial Display (A8h) The partial mode display area is defined this triple byte command. the partial mode display with start row address A[6:0] = 20h and end start row address B[6:0] = 5Fh at MUX ratio = 128. 10.1.11Exit ...
Page 44
Set Second Pre-charge period (B6h) This double byte command is used to set the phase 3 second pre-charge period. The period of phase 3 can be programmed by command B6h and it is ranged from DCLK's. ...
Page 45
Current Control (C7h) This double byte command is to control the segment output current by a scaling factor. The chip has 16 master control steps, with the factor ranges from 1 [0000b [1111b – default]. The smaller ...
Page 46
MAXIMUM RATINGS (Voltage Reference Symbol DDIO SEG V COM Operating Temperature A T Storage Temperature Range stg *Maximum Ratings are those values beyond which ...
Page 47
DC CHARACTERISTICS Conditions (Unless otherwise specified): Voltage referenced 2 2.4 to 3.5V (V must be larger than or equal 25° Symbol Parameter V ...
Page 48
AC CHARACTERISTICS Conditions: Voltage referenced 2.4 to2. 25°C A Symbol Parameter Oscillation Frequency of (1) F OSC Display Timing Generator Frame Frequency for 128 F FRM MUX Mode t Reset low pulse ...
Page 49
Table 13-2 : 6800-Series MCU Parallel Interface Timing Characteristics ( 2.4 to 2.6V DDIO Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data ...
Page 50
Table 13-3 : 8080-Series MCU Parallel Interface Timing Characteristics ( 2.4 to 2.6V, V =1.6V DDIO Symbol t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data ...
Page 51
Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI 2.4 to 2.6V, V =1.6V DDIO Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Chip ...
Page 52
Table 13-5: Serial Interface Timing Characteristics (3-wire SPI 2.4 to 2.6V DDIO Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Chip Select Setup ...
Page 53
... C1 ~ C3: 1uF, C4a and C5: 4.7uF, C4b: 0.1uF Note (1) The value is recommended value. Select appropriate value against module application. SSD1322 Rev 0.10 P 53/56 Apr 2008 is shown in the following diagram 2.5V, V =1.8V, external V DD DDIO OLED Panel 480x128 SSD1322Z = 18V 10uA: REF = 18V 10uA) CC REF R1 C4a 1.8V 3.3V V ...
Page 54
... C1 ~ C3: 1uF, C4a and C5: 4.7uF, C4b: 0.1uF Note (1) The value is recommended value. Select appropriate value against module application. SSD1322 Rev 0.10 P 54/56 Apr 2008 is shown in the following diagram 2.5V, V =1.8V, external V DD DDIO OLED Panel 480x64 Dual COM SSD1322Z = 18V 10uA: REF = 18V 10uA) CC REF R1 C4a 1.8V 3. ...
Page 55
PACKAGE INFORMATION 15.1 SSD1322UR1 detail dimension SSD1322 Rev 0.10 P 55/56 Apr 2008 Figure 15-1: SSD1322UR1 Detail Dimension Solomon Systech ...
Page 56
Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising ...