ICM-105BSA ETC1 [List of Unclassifed Manufacturers], ICM-105BSA Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
ICM-105BSA
Manufacturer Part Number
ICM-105BSA
Description
Color VGA CMOS Image Sensor
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet
1.ICM-105BSA.pdf
(17 pages)
1. Pin Assignment
Pin #
14
11
12
13
34
36
32
33
2
1
10
16
8
48
47
46
44
41
39
38
37
3
5
35
15
7, 31
9, 30
19
17
4, 43
6, 45
40
42
18
Class Code: A – Analog signal, D – Digital signal, I – Input, O – Output, P – Power or ground, U – Internal
pull-up, N – Internal pull-down
©2000, 2001,2002 IC Media Corporation & IC Media Technology Corp
web site:
web site:
http://www.ic-media.com/
http://www.ic-media.com.tw/
Name
CLKSEL
CLKIN
XIN
XOUT
PCLK
OEN
SIFCID
SIFCMS
SCL
SDA
POWERDN
RSET
RSTN
DOUT[7]
DOUT[6]
DOUT[5]
DOUT[4]
DOUT[3]
DOUT[2]
DOUT[1]
DOUT[0]
HSYNC
VSYNC
FLASH
RAMP
VDDA
GNDA
VDDD
GNDD
VDDK
GNDK
VDDO
GNDO
GNDS
Class*
D, I, N
D, I, N
A, I
A, O
D, O
D, I, N
D, I, N
D, I, U
D, I/O
D, I/O
D, I, U
A, I
D, I, U
D, O
D, I/O
D, I/O
D, I/O
D, I/O
D, I/O
D, I/O
D, I/O
D, I/O
D, I/O
D, O
A, O
P
P
P
P
P
P
P
P
P
Function
Clock source selection. 0: internal oscillator, 1: CLKIN
External clock source
Oscillator in
Oscillator out
Pixel clock output
Output enable. 0: enable, 1: disable
Lsb of SIF slave address
SIF master/slave selection. 0: slave, 1: master (auto load
from EEPROM after reset)
SIF clock
SIF data
Power down control, 0: power down, 1: active
Resistor to ground = 47 KΩ @ 24 MHz main clock, 51
KΩ @ 24 MHz
Chip reset, active low
Data output bit 7
Data output bit 6; if pulled up/down, the initial value of
TIMING_CONTROL_LOW[2] (VSYNC polarity) is 1/0
Data output bit 5; if pulled up/down, the initial value of
TIMING_CONTROL_LOW[1] (HSYNC polarity) is 1/0
Data output bit 4; if pulled up/down, the initial value of
AD_IDL[3] (Sub ID) is 1/0
Data output bit 3; if pulled up/down, the initial value of
AD_IDL[2] (Sub ID) is 1/0
Data output bit 2; if pulled up/down, the initial value of
AD_IDL[1] (Sub ID) is 1/0
Data output bit 1; if pulled up/down, the initial value of
AD_IDL[0] (Sub ID) is 1/0
Data output bit 0; if pulled up/down, the synchronization
mode is in master/slave mode which requires HSYNC
and VSYNC operating in output/input mode
Horizontal sync signal
Vertical sync signal
Flash light control
Analog ramp output
Sensor analog power
Sensor analog ground
Sensor digital power
Sensor digital ground
Digital power
Digital ground
Pad power
Pad ground
Substrate ground
page 4
ICM105B VGA CMOS sensor
Data Sheet V1.6, August 2002
Confidential
10/16/2002