SC1112 Semtech, SC1112 Datasheet - Page 3

• Manufacturer Part Number: SC1112
• Description: Triple Low Dropout Regulator Controllers
• Manufacturer: Semtech

Unless specified: 5VSTBY=4.75V to 5.25V; VTTIN=3.3V; T
Notes:
(1) All electrical characteristics are for the application circuit on page 19.
(2) Guaranteed by design
(3) Tracking Difference is defined as the delta between 3.3V Vin and the VTT, AGP, ADJ output voltages during the linear ramp up until
(4) During power up, an internal short circuit glitch timer will start once the VTT Input Voltage exceeds the VTTIN
(5) PWRGD pin is kept low during the power up, until the VTT output has reached its PG
P
L
O
O
O
V
S (
V
S (
A
A
V
A
A
L
L
G
o
n i
n i
voltage or the 5VSTBY is cycled.
a
T
T
G
D
T
G
D
source current I
u
u
u
a
protection is disabled to allow VTT output to rise above the trip threshold (0.7V). If the VTT output has not risen above the trip
capacitor is charged above the PG
regulation is achieved. The Tracking Voltage difference might vary depending on MOSFETs Rdson, and Load Conditions.
timer immunity time, determined by the Delay capacitor (Delay time is approximately equal to (Cdelay*SCTH)/ISC), the short circuit
threshold after the immunity time has elapsed, the VTT output is latched off and will only be enabled again if either the VTT input
C
C
a
a r
p t
p t
p t
T
T
T
e
n i
P
J
P
J
e
d
1
1
S
S
S
r a
t u
t u
t u
S
G
m
R
1
1
G
A (
G
E
E
R
E
1
1
E
a
e
a
t e
V
V
V
N
N
a
e
S
) 2
2
N
O
e t
g
N
e t
o
o
o
e t
g
) A
r e
e
u
B
B
) L
a t l
a t l
a t l
B
u
B
t a l
t c
C
C
a i
a i
C
t a l
a i
(
a i
) 2
g
g
g
r u
o i
r u
o i
r u
s
s
s
e
e
e
o i
s
e r
e r
n
n
e r
C
C
C
n
V
A
A
C
PG
s
t n
t n
r u
r u
t n
r u
T
G
D
r u
(20uA) is enabled and will start charging the external PWRGD delay capacitor connected to the DELAY pin. Once the
C (
T
e r
e r
P
J
e r
e r
o
t n
t n
t n
t n
n
) . t
s I
s I
s I
S (
b I
b I
b I
b I
i s I
i s I
S (
i s I
o
o
o
L
S
G
L
Delay_TH
V
A
A
a i
u
C
a i
a i
a i
u
u
O
V
V
k n
k n
y
k n
N I
C
c r
A
A
c r
c r
T
G
G
1
s
A
T
T
s
s
s
m
1
D
N I
T
A
E
1
A
e
A
V
V
A
e
V
e
T
T
P
P
D
1
G
G
D
T
D
b
1
1
T
T
A
J
V
A
R
1
1
T
L
1
2 .
1
3
T
T
P
P
J
J
G
R
2 .
5 .
D
E
(1.5V), the PWRGD pin is released from ground.
2
T
D
l o
5 .
3 .
S
S
g
g
S
S
g
5
E
) 2
T
P
G
a
J
a
E
E
a
O
E
) A
E
g
G
e t
g
g
e t
e t
N
N
N
N
a
a
a
e t
e t
e t
5
5
5
A
I
I
= 25°C
I
I
I
O
O
V
V
V
O
O
O
V
S
S
S
=
=
=
=
=
V
T
T
T
T
L
0
0
T
T
0
0
0
B
B
B
D
N I
T
o t
o t
o t
o t
o t
Y
Y
Y
O
N I
=
=
=
=
S
2
2
C
2
2
2
I
O
=
, A
, A
3
, A
, A
, A
4
4
4
o
O
=
3 .
3
7 .
7 .
7 .
o I
n
u
A
A
1 .
V
V
V
0
0
d
5
5
5
p t
=
G
G
V
T
T
T
3
, V
, V
, V
t i
o t
t u
T
T
T
P
P
I ,
V
2
o i
S
S
S
A
V
V
V
S
S
O
o t
2
n
o t
E
E
E
g
g
g
E
E
A
=
s
L
a
a
a
G
L
L
L
L
3
0
e t
e t
e t
4 .
A
=
=
=
=
=
o t
T
7
=
=
=
L
L
H
L
H
E
, V
O
O
2
G I
O
3
3
3
G I
A
W
W
0 .
0 .
0 .
W
H
H
V
V
V
3
1
1
1
1
td1.2
2 -
M
1
2 .
1 .
2 .
4 .
4 .
9
1
n i
%
0
7
2
7
7
3
0
or PG
6
5
0
0
4
. 1
td1.5
* 2
level. At that time the PWRGD
1 (
3
1
1
1
1
T
1
1
5
5
5
5
5
5
2 .
2 .
5 .
5 .
3 .
0
0
+
5
y
0
0
0
0
0
0
2
5
1
1
3 .
3 .
R
0
0
5
0
0
0
p
0
0
0
0
0
0
0
0
A
0
0
0
0
0
TH
R /
(1.5V). During the glitch
) B
1
1
1
1
M
+
1
1
2 .
2 .
5 .
5 .
2
5
5
4
7
a
2
7
3
3
%
0
0
x
4
5
0
0
U
µ
µ
µ
µ
µ
µ
µ
µ
µ
µ
d
i n
%
%
V
V
V
V
V
A
A
A
A
A
A
A
A
A
A
B
s t