CAT1161 Catalyst Semiconductor, CAT1161 Datasheet - Page 3

no-image

CAT1161

Manufacturer Part Number
CAT1161
Description
Supervisory Circuits with I2C Serial CMOS EEPROM/ Precision Reset Controller and Watchdog Timer
Manufacturer
Catalyst Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT1161J-45
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT1161JI
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT1161LI
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT1161LI-25-G
Manufacturer:
ON Semiconductor
Quantity:
40
Part Number:
CAT1161LI-30
Manufacturer:
ON
Quantity:
30 000
Part Number:
CAT1161LI-42
Manufacturer:
ON
Quantity:
50 000
Part Number:
CAT1161LI-42-G
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
CAT1161LI-45
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT1161LI-45-G
Manufacturer:
ON Semiconductor
Quantity:
4
Part Number:
CAT1161WI
Manufacturer:
CSI
Quantity:
20 000
Company:
Part Number:
CAT1161WI
Quantity:
183
Part Number:
CAT1161WI-28-GT3
Manufacturer:
CSI
Quantity:
8 000
NOTE:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
CAPACITANCE
T
WRITE CYCLE LIMITS
POWER-UP TIMING
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
A.C. CHARACTERISTICS
V
Output Load is 1 TTL Gate and 100pF.
A
CC
Symbol
C
C
SYMBOL
F
T
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
t
Symbol
t
t
AA
BUF
HD:STA
LOW
HIGH
SU:STA
HD:DAT
SU:DAT
R
F
SU:STO
DH
WR
PUR
PUW
= 25˚C, f = 1.0 MHz, V
=2.7V to 6.0V unless otherwise specified.
SCL
I
I/O
IN
(1)
(1)
(1)
PUR
(1)
(1)
(1)
and t
PUW
Test
Input/Output Capacitance (SDA)
Input Capacitance (SCL)
Parameter
Write Cycle Time
Parameter
Power-up to Read Operation
Power-up to Write Operation
PARAMETER
Clock Frequency
Noise Suppresion Time
Constant at SCL, SDA Inputs
SLC Low to SDA Data Out
and ACK Out
Time the Bus Must be Free Before
a New Transmission Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time
(for a Repeated Start Condition)
Data in Hold Time
Data in Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
are the delays required from the time V
(1)(2)
CC
= 5V
CC
is stable until the specific operation can be initiated.
Conditions
Min
V
Min
100
4.7
4.7
4.7
V
50
V
4
4
0
4
3
CC
I/O
IN
Max
= 2.7V - 6V
= 0V
1
1
= 0V
Max
100
200
300
3.5
1
Typ
Units
Max
ms
ms
8
6
V
CC
Min
100
1.2
0.6
1.2
0.6
0.6
0.6
50
0
= 4.5V - 5.5V
Max
10
Units
pF
pF
Max
400
200
300
0.3
1
Units
ms
Doc No. 3002, Rev. D
CAT1161/2
Units
kHz
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s

Related parts for CAT1161