74VHC03 STMicroelectronics, 74VHC03 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
74VHC03
Manufacturer Part Number
74VHC03
Description
QUAD 2-INPUT OPEN DRAIN NAND GATE
Manufacturer
STMicroelectronics
Datasheet
1.74VHC03.pdf
(7 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
74VHC02
DYNAMIC SWITCHING CHARACTERISTICS
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n -1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to5.0V. Inputs under test switching: 5.0V to threshold (V
TEST CIRCUIT
C
R
WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
4/7
Symb ol
L
T
= 15/50 pF or equivalent (includes jig and probe capacitance)
= Z
V
V
V
V
OLP
OLV
IHD
ILD
OUT
of pulse generator (typically 50 )
Dynamic Low Voltage
Quiet Output (note 1, 2)
Dynamic High Voltage
Input (note 1, 3)
Dynamic Low Voltage
Input (note 1, 3)
Parameter
V
(V)
5.0
5.0
5.0
CC
T est Cond ition s
C
L
= 50 pF
Min.
-0.8
3.5
T
A
Typ .
= 25
-0.3
0.3
o
C
Value
Max.
0.8
1.5
ILD
), 0V to threshold (V
-40 to 85
Min .
Max.
o
C
IHD
), f=1MHz.
Un it
V