PCM1715 Burr-Brown Corporation, PCM1715 Datasheet - Page 7

no-image

PCM1715

Manufacturer Part Number
PCM1715
Description
Dual Voltage Output CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER With On-Chip Digital Filter
Manufacturer
Burr-Brown Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCM1715LU
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCM1715MU
Manufacturer:
BB
Quantity:
5 510
Part Number:
PCM1715MU
Manufacturer:
MODULAR
Quantity:
5 510
Part Number:
PCM1715MU
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCM1715RU
Manufacturer:
FUJI
Quantity:
124
Part Number:
PCM1715U
Manufacturer:
BB
Quantity:
11 432
Part Number:
PCM1715U
Manufacturer:
BB
Quantity:
20 000
Part Number:
PCM1715V
Manufacturer:
BB
Quantity:
5
(2) Versatile Output Mode [PL0 ~ PL3]
(3) De-emphasis Control (DEM)
(4) Attenuator Control (ATC)
(5) Infinity-Zero Detection
MODE CONTROL FORMAT
MC
MD
ML
At ATT DATA: 0XFF, output is 0dB. At ATT DATA
0X00, output is – .
When “Muting” is chosen by output mode control, out-
put goes to – from the present ATT level.
Moving speed from 0dB to – is 1024/f.
Initialized (RESET) ATT level is 0dB.
By using PL0 ~ PL3 data, up to 16 different output
modes (Lch/Rch/L+R/MUTE) can be selected to the
output of Lch and Rch, as shown in Table I.
Initialized mode is STEREO mode.
De-emphasis function is controlled by DEM flag (H:
ON, L: OFF)
De-emphasis is enabled only at 44.1kHzfs. At other fs
frequencies, de-emphasis error is not guaranteed. Initial-
ized mode is De-emphasis OFF.
If common attenuator control of Lch and Rch is needed,
use the ATC flag (ATC = “H”). Common attenuation can
be controlled by Lch (AL0 ~ AL7) data. Initialized mode
is individual.
The PCM1715 has an infinity-zero detect function which
monitors the input data and bit clock. When the input
AL0
LSB
23
AL1 AL2
22
21
AL3
20
AL4 AL5 AL6 AL7 AL0
19
18
17
MSB
16
LSB
15
AR1
14
AR2
13
AR3 AR4 AR5
12
7
11
TABLE I. PCM1715 Output Mode Control.
(6) Reset
PL0
10
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
data is continuously “zero” for 8192 cycles of the bit
clock, the infinity zero detect occurs and the DAC
outputs are set to bipolar zero (1/2V
Normally, internal initialize (reset) is done automatically
at power on (V
accepts external forced reset by RSTB=L. During
RSTB=L, the output of the DAC is invalid, set to 1/2V
after internal initialize (1024XTI clock count after
RSTB=H).
AR6 AR7 PL0 PL1 PL2 PL3 DEM ATC
9
PL1
MSB
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
8
PL2
7
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
6
DD
PL3
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
5
> 3.5V). The RSTB-pin (Pin 25)
4
OUTPUT
(L + R)/2
(L + R)/2
(L + R)/2
(L + R)/2
PCM1715U
MUTE
MUTE
MUTE
MUTE
Lch
R
R
R
R
L
L
L
L
3
2
OUTPUT
(L + R)/2
(L + R)/2
(L + R)/2
(L + R)/2
CC
1
MUTE
MUTE
MUTE
MUTE
Rch
R
R
R
R
L
L
L
L
).
0
REVERSE
STEREO
MONO
NOTE
MUTE
CC
®

Related parts for PCM1715