ICS200 ICST [Integrated Circuit Systems], ICS200 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
ICS200
Manufacturer Part Number
ICS200
Description
SMPTE Time Code Receiver/Generator
Manufacturer
ICST [Integrated Circuit Systems]
Datasheet
1.ICS200.pdf
(21 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS2002V
Manufacturer:
Windond
Quantity:
2 388
Part Number:
ICS2002V
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS2008BV
Manufacturer:
ICS
Quantity:
2 388
Company:
Part Number:
ICS2008BV
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS2008BV
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS2008BVLF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS2008BVLFT
Manufacturer:
JST
Quantity:
46 000
Company:
Part Number:
ICS2008BVLFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS2008BY-10LF
Manufacturer:
MP
Quantity:
101
VITC Read 1 Registers IR10-IR17 (read-only)
These read only registers contain the VITC data as received
from the video line selected in IR30. The frame is stored with
VITC bit 2 in the LSB of IR10 and VITC bit 80 in the MSB of
IR17. Note that a binary 10 sync pattern precedes every eight
data bits of the VITC frame. The 10 sync pattern is not stored.
The CRC is checked by the VITC receiver, and the result is
reported in IR30.
VITC Read 2 Registers IR18-IR1F (read-only)
As with the VITC Read 1 registers, these read only registers
contain the VITC data as received from the video line selected
in IR31. The frame is stored with VITC bit 2 in the LSB of
IR18 and VITC bit 80 in the MSB of IR1F. The result of the
CRC check is reported in IR31.
VITC Write Registers IR20-IR27
These registers contain the data to be output by the VITC
generator. The VITC frame is output with the LSB of IR20 in
VITC bit 2 and the MSB of IR27 in VITC bit 80. Note that the
binary 10 sync pattern which precedes every eight data bits of
the VITC frame is automatically generated by the VITC
generator. The CRC is also automatically generated by the
VITC generator.
BI Window Registers IR28 & 29
The next two registers control the position of the SMPTE
video display, burn-in, window within the video raster. IR28
selects the video column (horizontal position) in which the
burn-in window starts.
IR29 selects the video line which starts the SMPTE video
display window in the video output. When this register is set
to zero, there will be no Burn-In Window displayed in the
video output.
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
Burn-in Window Column
Column
Burn-in Window Line
Line (00 - disable)
IR28
IR29
7
BI Character Registers IR2A-IR2D
These registers contain the character codes used for the
SMPTE time code in the burn-in window which overlays the
source in the video output. An internal character generator
converts the BCD nibbles to display characters.
ITC Write Line Select Registers IR2E & IR2F
VITC code is normally output on two separate video lines in
each field for redundancy. These two registers allow the indi-
vidual line selection & output enables for the two VITC lines.
Write Line – Selects the video line on which the VITC code
will be output. The video line on which the code is output will
be the number in this register plus 10; e.g. writing a one to this
register will cause the code to be output on line 11.
VITC Write Enable – Enables the output of VITC code on the
specified line.
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
C
O
0
2
3
4
5
6
7
1
Tens
D
E
C
H
A
R
Ones
A
0
2
3
4
5
6
7
1
C
T
E
R
Burn-in Window Registers
IR2A
IR2B
IR2C
IR2D
IR2E
VITC Write Line 1
Write Line #10-40 (N+10)
Reserved
VITC Write Enable (1-enable)
IR2F
VITC Write Line 2
Write Line #10-40 (N+10)
Reserved
VITC Write Enable (1-enable)
C
O
A
D
B
C
E
9
F
8
D
– (Frame)
– (Seconds)
– (Minutes)
– (Hours)
E
ICS2008B
ICS2008B Rev D 4/05/05
C
H
D
o
A
B
R
N
a l
A
9
_
8
t o
?
k n
C
U
T
e s
E
R