ICS8532AY-01 ICST [Integrated Circuit Systems], ICS8532AY-01 Datasheet

no-image

ICS8532AY-01

Manufacturer Part Number
ICS8532AY-01
Description
LOW SKEW, 1-TO-17 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
Manufacturer
ICST [Integrated Circuit Systems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS8532AY-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8532AY-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
CLK_SEL
G
The CLK, nCLK pair can accept most standard differential
input levels. The PCLK, nPCLK pair can accept LVPECL,
CML, or SSTL input levels. The clock enable is
internally synchronized to eliminate runt pulses on the out-
puts during asynchronous assertion/deassertion of the clock
enable pin.
Guaranteed output and part-to-part skew characteristics
make the ICS8532-01 ideal for those clock distribution
applications demanding well defined performance and
repeatability.
B
8532AY-01
HiPerClockS™
CLK_EN
,&6
nPCLK
LOCK
ENERAL
PCLK
nCLK
CLK
D
The ICS8532-01 is a low skew, 1-to-17, Differ-
ential-to-3.3V LVPECL Fanout Buffer and a
member of the HiPerClockS™ family of High
Performance Clock Solutions from ICS. The
ICS8532-01 has two selectable clock inputs.
IAGRAM
0
1
D
ESCRIPTION
D
LE
Q
www.icst.com/products/hiperclocks.htlm
Q0 - Q16
nQ0 - nQ16
D
IFFERENTIAL
1
F
P
17 differential 3.3V LVPECL outputs
Selectable CLK, nCLK or LVPECL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
PCLK, nPCLK supports the following input types:
LVPECL, CML, SSTL
Maximum output frequency up to 500MHz
Translates any single-ended input signal (LVCMOS, LVTTL,
GTL) to 3.3V LVPECL levels with resistor bias on nCLK input
Output skew: 50ps (maximum)
Part-to-part skew: 250ps (maximum)
Propagation delay: 2.5ns (maximum)
3.3V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
CLK_SEL
EATURES
CLK_EN
IN
nPCLK
PCLK
nCLK
V
V
CLK
V
CCO
V
CCO
nc
nc
nc
CC
EE
A
-
SSIGNMENT
10mm x 10mm x 1.4mm package body
TO
1
2
3
4
5
6
7
8
9
10
11
12
13
52 51 50 49 48 47 46 45 44 43 42 41 40
14 15 16 17 18 19 20 21 22 23 24 25 26
-3.3V LVPECL F
52-Lead LQFP
ICS8532-01
Y package
Top View
L
OW
ICS8532-01
S
ANOUT
KEW
REV. B AUGUST 9, 2001
, 1-
38
37
36
35
34
33
32
31
30
29
28
27
B
TO
UFFER
V
Q6
nQ6
Q7
nQ7
Q8
nQ8
Q9
nQ9
Q10
nQ10
nc
Vcco
CCO
-17

Related parts for ICS8532AY-01

ICS8532AY-01 Summary of contents

Page 1

G D ENERAL ESCRIPTION The ICS8532- low skew, 1-to-17, Differ- ,&6 ential-to-3.3V LVPECL Fanout Buffer and a HiPerClockS™ member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8532-01 has two selectable clock inputs. The ...

Page 2

ABLE IN ESCRIPTIONS ...

Page 3

T 3A ABLE ONTROL NPUT UNCTION ...

Page 4

BSOLUTE AXIMUM ATINGS T 4A ABLE OWER UPPLY HARACTERISTICS ...

Page 5

T 4D. LVPECL DC C ABLE HARACTERISTICS ...

Page 6

P ARAMETER V CCO V CC LVPECL 2.0V CCO V = -1.3V ± 0.135V CLK, PCLK nCLK, nPCLK nQx Qy nQy 8532AY- -3.3V LVPECL F IFFERENTIAL ...

Page 7

Qx PART 1 nQx Qy PART 2 nQy 20% Clock Inputs and Outputs F CLK, PCLK nCLK, nPCLK Q0 - Q16 nQ0 - nQ16 CLK, PCLK, Qx nCLK, nPCLK, nQx 8532AY- IFFERENTIAL tsk(pp ...

Page 8

W D IRING THE IFFERENTIAL Figure 9 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF ~ V generated by the bias resistors R1, R2 and C1. This bias circuit should be ...

Page 9

This section provides information on power dissipation and junction temperature for the ICS8531-01. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8531-01 is the sum of the core power plus the power ...

Page 10

Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 10. Figure 10 - LVPECL Driver Circuit and Termination T o calculate ...

Page 11

ABLE VS IR LOW ABLE Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE RANSISTOR OUNT The transistor count for ICS8532-01 is: 1398 8532AY- IFFERENTIAL TO ...

Page 12

ACKAGE UTLINE UFFIX ABLE ...

Page 13

ABLE RDERING NFORMATION ...

Related keywords