CAT1027 CATALYST [Catalyst Semiconductor], CAT1027 Datasheet - Page 13

• Manufacturer Part Number: CAT1027
• Description: Dual Voltage Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM
• Manufacturer: CATALYST [Catalyst Semiconductor]

Immediate/Current Address Read
The CAT1026 and CAT1027 address counter contains
the address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE access
was to address N, the READ immediately following
would access data from address N + 1. For N = E = 255,
the counter will wrap around to zero and continue to
clock out valid data. After the CAT1026 and CAT1027
receive a slave address (with the R/W bit set t o one), an
acknowledge is issued, and the requested 8-bit byte is
transmitted. The master device does not send an
acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
‘dummy’ write operation by sending the START condition,
slave address and byte addresses of the location it
wishes to read. After the CAT1026 and CAT1027
acknowledge, the Master device sends the START
condition and the slave address again, this time with the
R/W bit set to one. The CAT1026 and CAT1027 then
respond with an acknowledge and sends the 8-bit byte
requested. The master device does not send an
acknowledge but will generate a STOP condition.
Figure 12. Selective Read Timing
Figure 13. Sequential Read Timing
BUS ACTIVITY:
SDA LINE
MASTER
BUS ACTIVITY:
SDA LINE
MASTER
ADDRESS
SLAVE
S
S
A
R
T
T
C
A
K
ADDRESS
SLAVE
DATA n
C
A
K
ADDRESS (n)
A
C
K
BYTE
DATA n+1
13
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1026 and CAT1027 send the
inital 8-bit byte requested, the Master responds with an
acknowledge which tells the device it requires more
data. The CAT1026 and CAT1027 will continue to output
an 8-bit byte for each acknowledge, thus sending the
STOP condition.
The data being transmitted from the CAT1026 and
CAT1027 is sent sequentially with the data from address
N followed by data from address N+1. The READ
operation address counter increments all of the CAT1026
and CAT1027 address bits so that the entire memory
array can be read during one operation.
A
C
K
S
A
R
S
T
T
C
A
K
ADDRESS
SLAVE
DATA n+2
C
A
K
C
A
K
DATA n
DATA n+x
CAT1026, CAT1027
N
O
C
A
K
P
O
S
P
T
Doc No. 3010, Rev. K
O
N
A
C
K
O
S
T
P
P