CAT28F512 CATALYST [Catalyst Semiconductor], CAT28F512 Datasheet - Page 9

no-image

CAT28F512

Manufacturer Part Number
CAT28F512
Description
512K-Bit CMOS Flash Memory
Manufacturer
CATALYST [Catalyst Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT28F512G-12T
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512G-90
Manufacturer:
CSI
Quantity:
1 000
Part Number:
CAT28F512G12
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512G90
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512GI-90T
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512GI12
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512H-12
Manufacturer:
ON
Quantity:
1 200
Part Number:
CAT28F512LE-12
Manufacturer:
CSI
Quantity:
672
Part Number:
CAT28F512LI-12
Manufacturer:
SUNON
Quantity:
2 000
Part Number:
CAT28F512N-12
Manufacturer:
CSI
Quantity:
6 960
Part Number:
CAT28F512N-12
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT28F512N-15
Manufacturer:
CAT
Quantity:
20 000
Preliminary
WRITE OPERATIONS
The following operations are initiated by observing the
sequence specified in the Write Command Table.
Read Mode
The device can be put into a standard READ mode by
initiating a write cycle with 00H on the data bus. The
subsequent read cycles will be performed similar to a
standard EPROM or E
Signature Mode
An alternative method for reading device signature (see
Read Operations Signature Mode), is initiated by writing
the code 90H into the command register while keeping
V
OE low (and WE high) will output the device signature.
A Read cycle from address 0001H retrieves the binary
code for the device on outputs I/O
Figure 4. A.C. Timing for Erase Operation
PP
ADDRESSES
high. A read cycle from address 0000H with CE and
DATA (I/O)
WE (W)
OE (G)
CE (E)
CATALYST Code = 00110001 (31H)
V CC POWER-UP
V CC
V PP
28F512 Code = 1011 1000 (B8H)
& STANDBY
5.0V
0V
V PPH
V PPL
t GHWL
HIGH-Z
2
SETUP ERASE
PROM Read.
COMMAND
t VPEL
t DS
t WC
t CH
t WP
t CS
t WPH
DATA IN
= 20H
0
to I/O
COMMAND
t DH
ERASE
7
t DS
.
t WC
DATA IN
= 20H
t WP
ERASING
t CH
9
t DH
t AS
t CS
t WHWH2
Erase Mode
During the first Write cycle, the command 20H is written
into the command register. In order to commence the
erase operation, the identical command of 20H has to be
written again into the register. This two-step process
ensures against accidental erasure of the memory con-
tents. The final erase cycle will be stopped at the rising
edge of WE, at which time the Erase Verify command
(A0H) is sent to the command register. During this cycle,
the address to be verified is sent to the address bus and
latched when WE goes low. An integrated stop timer
allows for automatic timing control over this operation,
eliminating the need for a maximum erase timing speci-
fication. Refer to AC Characteristics (Program/Erase)
for specific timing parameters.
ERASE VERIFY
COMMAND
t WP
t DS
t WC
t AH
DATA IN
= A0H
t DH
t CH
t WHGL
t OLZ
t OE
t LZ
t CE
VERIFICATION
ERASE
t RC
DATA OUT
VALID
V CC POWER-DOWN/
Doc. No. 25042-00 2/98 F-1
CAT28F512
STANDBY
t EHQZ
t DF
t OH
28F512 F11

Related parts for CAT28F512