M4T32-BR12SH STMICROELECTRONICS [STMicroelectronics], M4T32-BR12SH Datasheet - Page 10

no-image

M4T32-BR12SH

Manufacturer Part Number
M4T32-BR12SH
Description
5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M4T32-BR12SH1
Manufacturer:
ST
Quantity:
115
Part Number:
M4T32-BR12SH1
Manufacturer:
GRENERGY
Quantity:
2 000
Part Number:
M4T32-BR12SH1
Manufacturer:
ST
Quantity:
20 000
Part Number:
M4T32-BR12SH6
Manufacturer:
VISHAY
Quantity:
35 000
Part Number:
M4T32-BR12SH6
Manufacturer:
XIOCR
Quantity:
780
Part Number:
M4T32-BR12SH6
Manufacturer:
ST
0
Part Number:
M4T32-BR12SH6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M4T32-BR12SH6
Quantity:
598
Part Number:
M4T32-BR12SHI
Manufacturer:
ST
Quantity:
1 240
Part Number:
M4T32-BR12SHI
Manufacturer:
ST
0
M41ST85Y, M41ST85W
READ Mode
In this mode the master reads the M41ST85Y/W
slave after setting the slave address (see
11., page
Bit (R/W=0) and the Acknowledge Bit, the word
address 'An' is written to the on-chip address
pointer. Next the START condition and slave ad-
dress are repeated followed by the READ Mode
Control Bit (R/W=1). At this point the master trans-
mitter becomes the master receiver.
The data byte which was addressed will be trans-
mitted and the master receiver will send an Ac-
knowledge Bit to the slave transmitter. The
address pointer is only incremented on reception
of an Acknowledge Clock. The M41ST85Y/W
slave transmitter will now place the data byte at
address An+1 on the bus, the master receiver
reads and acknowledges the new byte and the ad-
dress pointer is incremented to An+2.
Figure 11. Slave Address Location
Figure 12. READ Mode Sequence
10/34
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
10). Following the WRITE Mode Control
S
ADDRESS
SLAVE
DATA n+X
START
ADDRESS (An)
WORD
P
1
Figure
1
SLAVE ADDRESS
S
0
ADDRESS
SLAVE
1
This cycle of reading consecutive addresses will
continue until the master receiver sends a STOP
condition to the slave transmitter (see
12., page
The system-to-user transfer of clock data will be
halted whenever the address being read is a clock
address (00h to 07h). The update will resume ei-
ther due to a Stop Condition or when the pointer
increments to a non-clock or RAM address.
Note: This is true both in READ Mode and WRITE
Mode.
An alternate READ Mode may also be implement-
ed whereby the master reads the M41ST85Y/W
slave without first writing to the (volatile) address
pointer. The first address that is read is the last
one
13., page
0
0
stored
0
R/W
10).
11).
DATA n
A
in
AI00602
the
DATA n+1
pointer
AI00899
(see
Figure
Figure

Related parts for M4T32-BR12SH