M41T80_06 STMICROELECTRONICS [STMicroelectronics], M41T80_06 Datasheet
M41T80_06
Related parts for M41T80_06
M41T80_06 Summary of contents
Page 1
Feature summary Counters for tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, year, and century 32KHz crystal oscillator integrating load capacitance (12.5pF) providing exceptional oscillator stability and high crystal series resistance operation 2 Serial interface supports I 2.0 to ...
Page 2
Contents Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
M41T80 List of tables Table 1. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of figures List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
M41T80 1 Summary description The M41T80 is a low power Serial RTC with a built-in 32.768kHz oscillator (external crystal controlled). Eight registers (see clock/calendar function and are configured in binary coded decimal (BCD) format. An additional 12 registers provide status/control ...
Page 6
Summary description Figure 2. 8-pin SOIC connections 1. open drain output. Figure 3. Block diagram CRYSTAL SDA SCL 1. Open drain output 6/ IRQ/OUT/SQW ( M41T80 F 32k ( SCL ...
Page 7
M41T80 2 Operation The M41T80 clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 20 Bytes contained in the device can then be ...
Page 8
Operation 2.1.4 Data valid The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may ...
Page 9
M41T80 Figure 5. Acknowledgement sequence START SCL FROM MASTER DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER Figure 6. Bus timing requirements sequence SDA tBUF SCL MSB tHD:STA tR tF tHIGH tSU:DAT tLOW tHD:DAT Operation CLOCK ...
Page 10
Operation Table 2. AC characteristics Sym f SCL clock frequency SCL t Clock low period LOW t Clock high period HIGH t SDA and SCL rise time R t SDA and SCL fall time F START condition hold time t ...
Page 11
M41T80 Figure 7. Slave address location START Figure 8. READ mode sequence BUS ACTIVITY: MASTER SDA LINE S BUS ACTIVITY: SLAVE ADDRESS DATA n+X Figure 9. Alternative READ mode sequence BUS ACTIVITY: MASTER SDA LINE S BUS ACTIVITY: SLAVE ADDRESS ...
Page 12
Operation 2.3 WRITE mode In this mode the master transmitter transmits to the M41T80 slave receiver. Bus protocol is shown in Figure 10: WRITE mode sequence on page and slave address, a logic '0' (R/W=0) is placed on the bus ...
Page 13
M41T80 3 Clock operation The M41T80 is driven by a quartz-controlled oscillator with a nominal frequency of 32,768Hz. The accuracy of the Real Time Clock depends on the frequency of the quartz crystal that is used as the time-base for ...
Page 14
Clock operation Table 3. Clock register map Addr D7 00h 01h ST 02h 0 03h CEB 04h 0 05h 0 06h 0 07h 08h OUT 09h 32kE 0Ah AFE SQWE 0Bh RPT4 RPT5 0Ch RPT3 0Dh RPT2 0Eh RPT1 0Fh ...
Page 15
M41T80 3.2 Setting alarm clock registers Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second or repeat every year, month, day, ...
Page 16
Clock operation Table 5. Square wave output frequency RS3 3.3 Full-time 32kHz square wave output The M41T80 offers the user a special 32kHz square ...
Page 17
M41T80 3.5 Output driver pin When the AFE Bit and SQWE Bit are not set, the IRQ/OUT/SQW pin becomes an output driver that reflects the contents the Control Register. In other words, when D7 (OUT Bit) of ...
Page 18
Maximum rating 4 Maximum rating Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other ...
Page 19
M41T80 5 DC and AC parameters This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed ...
Page 20
DC and AC parameters Table 10. DC characteristics Symbol Parameter I Input leakage current LI I Output leakage current LO I Supply current CC1 Supply current (2) I CC2 (standby) V Input low voltage IL V Input high voltage IH ...
Page 21
M41T80 6 Package mechanical information In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect . The category of second Level Interconnect is marked on the package and on ...
Page 22
Package mechanical information Figure 13. SO8 – 8 lead plastic small outline, 150 mils body width, package mechanical drawing A2 1. Drawing is not to scale. Table 12. SO8 – 8 lead plastic small outline, 150 mils body width, package ...
Page 23
M41T80 7 Part numbering Table 13. Ordering information scheme Example: Device type M41T Supply voltage and write protect voltage 2.0 to 5.5V CC Package M = SO8 Temperature range 6 = –40°C to 85°C Shipping method ...
Page 24
Revision history 8 Revision history Table 14. Revision history Date October 2002 15-Jun-04 29-Aug-2006 24/25 Version 1.0 First issue Reformatted; add Lead-free information; update characteristics 2.0 (Table 7, Table 10, Table Changed document to new template; added new features in ...
Page 25
M41T80 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at ...