MCP3201-BI/MS MICROCHIP [Microchip Technology], MCP3201-BI/MS Datasheet - Page 17

• Manufacturer Part Number: MCP3201-BI/MS
• Description: 2.7V 12-Bit A/D Converter with SPI Serial Interface
• Manufacturer: MICROCHIP [Microchip Technology]

4.0
The MCP3201 A/D Converter employs a conventional
SAR architecture. With this architecture, a sample is
acquired on an internal sample/hold capacitor for
1.5 clock cycles starting on the first rising edge of the
serial clock after CS has been pulled low. Following this
sample time, the input switch of the converter opens
and the device uses the collected charge on the
internal sample and hold capacitor to produce a serial
12-bit digital output code. Conversion rates of 100 ksps
are possible on the MCP3201 device. See Section 6.2
“Maintaining Minimum Clock Speed” for information
on minimum clock rates. Communication with the
device is done using a 3-wire SPI-compatible interface.
4.1
The MCP3201 device provides a single pseudo-differ-
ential input. The IN+ input can range from IN- to V
(V
the V
signal common-mode noise which is present on both
the IN+ and IN- inputs.
For the A/D Converter to meet specification, the charge
holding capacitor (C
time to acquire a 12-bit accurate voltage level during
the 1.5 clock cycle sampling period. The analog input
model is shown in
In this diagram, it is shown that the source impedance
(R
impedance, directly affecting the time that is required to
charge the capacitor (C
larger source impedance increases the offset, gain,
and integral linearity errors of the conversion.
Ideally, the impedance of the signal source should be
near zero. This is achievable with an operational
amplifier such as the MCP601, which has a closed loop
output impedance of tens of ohms. The adverse affects
of higher source impedances are shown in
If the voltage level of IN+ is equal to or less than IN-, the
resultant code will be 000h. If the voltage at IN+ is equal
to or greater than {[V
output code will be FFFh. If the voltage level at IN- is
more than 1 LSB below V
the IN+ input will have to go below V
output code. Conversely, if IN- is more than 1 LSB
above V
the IN+ input level goes above V
© 2008 Microchip Technology Inc.
REF
S
) adds to the internal sampling switch (R
SS
+ IN-). The IN- input is limited to ±100 mV from
SS
rail. The IN- input can be used to cancel small
DEVICE OPERATION
Analog Inputs
, then the FFFh code will not be seen unless
Figure
SAMPLE
REF
4-1.
SS
SAMPLE
+ (IN-)] - 1 LSB}, then the
) must be given enough
, then the voltage level at
REF
). Consequently, a
SS
level.
to see the 000h
Figure
4-2.
REF
SS
)
4.2
The reference input (V
voltage range and the LSB size, as shown below.
EQUATION 4-1:
As the reference input is reduced, the LSB size is
reduced accordingly. The theoretical digital output code
produced by the A/D Converter is a function of the
analog input signal and the reference input as shown
below.
EQUATION 4-2:
When using an external voltage reference device, the
system
manufacturer’s recommendations for circuit layout.
Any instability in the operation of the reference device
will have a direct effect on the operation of the
A/D Converter.
Where:
V
REF
V
IN
designer
Reference Input
=
=
Digital Output Code
Analog Input Voltage = V(
Reference Voltage
LSB Size
should
REF
) determines the analog input
=
V
------------ -
4096
MCP3201
always
REF
=
4096*V
----------------------- -
V
DS21290E-page 17
REF
refer
IN
IN
+) - V(
to
IN
-)
the