MAX6874 MAXIM [Maxim Integrated Products], MAX6874 Datasheet
MAX6874
Related parts for MAX6874
MAX6874 Summary of contents
Page 1
... EEP- ROM, the configuration registers, and the internal 4kb user EEPROM of the MAX6874/MAX6875. The MAX6874/MAX6875 are available in a 7mm x 7mm x 0.8mm 32-pin thin QFN package and operate over the extended temperature range (-40°C to +85°C). ...
Page 2
... IN2–IN6, ABP, SDA, SCL, A0, A1, GPI1–GPI4, MR, MARGIN, PO5–PO8 (MAX6874), PO3–PO5 (MAX6875)...................-0.3V to +6V IN1, PO1–PO4 (MAX6874), PO1–PO2 (MAX6875)...-0.3V to +14V DBP ..........................................................................-0.3V to +3V Input/Output Current (all pins)..........................................±20mA Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied ...
Page 3
... IN3–IN6 Input Impedance Power-Up Delay IN_ to PO_ Delay PO_ Timeout Period PO1–PO4 (MAX6874), PO1–PO2 (MAX6875) Output Low (Note 3) PO5–PO8 (MAX6874), PO3–PO5 (MAX6875) Output Low (Note 3) PO1–PO8 Output Initial Pulldown Current PO1–PO8 Output Open-Drain Leakage Current ...
Page 4
EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors ELECTRICAL CHARACTERISTICS (continued) = +2.7V to +5.5V, GPI_ = GND, MARGIN = MR = DBP +6.5V to +13.2V, V –V IN1 IN2 IN6 noted. Typical values are +25°C.) (Notes 1, ...
Page 5
Power-Supply Sequencers/Supervisors TIMING CHARACTERISTICS = +2.7V to +5.5V, GPI_ = GND, MARGIN = MR = DBP, T (IN1 = GND, V –V IN2 IN6 values are +25°C.) (Notes PARAMETER TIMING CHARACTERISTICS (Figure 2) Serial ...
Page 6
EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors = +2.7V to +5.5V, GPI_ = GND, MARGIN = MR = DBP +6.5V to +13.2V, V –V IN1 IN2 IN6 SUPPLY CURRENT vs. SUPPLY VOLTAGE (IN1) 1.5 1 +85°C A 1.3 ...
Page 7
... A OUTPUT VOLTAGE LOW vs. SINK CURRENT 450 400 350 PO1–PO4 (MAX6874) 300 PO1–PO2 (MAX6875) 250 200 150 PO5–PO8 (MAX6874) PO3–PO5 (MAX6875) 100 (mA) SINK MAXIMUM MR TRANSIENT DURATION vs ...
Page 8
... Serial Data Input/Output (Open-Drain). SDA requires an external pullup resistor SCL Serial Clock Input. SCL requires an external pullup resistor. Address Input 0. Address inputs allow up to four MAX6874 or two MAX6875 connections one common bus. Connect A0 to GND or to the serial interface power supply. ...
Page 9
... Internal Power-Supply Output. Bypass ABP to GND with a 1µF ceramic capacitor. ABP powers 21 21 ABP the internal circuitry of the MAX6874/MAX6875. Do not use ABP to supply power to external circuitry. Internal Digital Power-Supply Output. Bypass DBP to GND with a 1µF ceramic capacitor. DBP 22 22 DBP supplies power to the EEPROM memory and the internal logic circuitry ...
Page 10
... The MAX6874 features six voltage detector inputs, four general-purpose logic inputs, and eight programmable outputs, while the MAX6875 features four voltage detector inputs, three general-purpose logic inputs, and five programmable outputs ...
Page 11
... TIMING BLOCK 1 PROGRAMMABLE TIMING BLOCK 2 ARRAY TIMING BLOCK 3 TIMING BLOCK 4 TIMING BLOCK 5 TIMING BLOCK 6 TIMING BLOCK 7 TIMING BLOCK 8 MAIN OSCILLATOR CONFIG REGISTERS MAX6874 MAX6875 GND Functional Diagram PO1 PO_ OUTPUT PO2 OUTPUT PO2 PO3 OUTPUT PO3 PO4 OUTPUT PO4 PO5 OUTPUT PO5 ...
Page 12
... IN1 or IN3–IN5. A virtual diode- ORing scheme selects the positive input that supplies power to the device (see the Functional Diagram). IN1 must be at least +4V or one of IN3–IN5 (MAX6874)/ IN3–IN4 (MAX6875) must be at least +2.7V to ensure device operation. An internal LDO regulates IN1 down to +5.4V. The highest input voltage on IN3– ...
Page 13
Power-Supply Sequencers/Supervisors Table 1. Programmable Features (continued) FEATURE Forces PO_ into the active output state when MR = GND Manual Reset Input PO_ deassert after MR releases high and the PO_ timeout period expires (MR) PO_ cannot be a function ...
Page 14
... IN4 detector threshold (V4) (see equations in the IN3–IN6 section). IN5 (MAX6874 only) detector threshold (V5) (see equations in the IN3–IN6 section). IN6 (MAX6874 only) detector threshold (V6) (see equations in the IN3–IN6 section ang e sel ecti on 5.5V r ang 20m V i ncr em ents 0. 3.05V r ang 10m V i ncr em ents. ...
Page 15
... GPI3 active low active high. GPI4 (MAX6874 only active low active high. PO1 (MAX6874 only PO1 independent of MR PO1 asserts when MR = low. PO2 (MAX6874 only PO2 independent of MR PO2 asserts when MR = low. PO3 (MAX6874)/PO1 (MAX6875 PO3/PO1 independent of MR PO3/PO1 asserts when MR = low. ...
Page 16
... PO1 (Tables 7 and 15) and PO2 (Table 9) must be in their deasserted states for the output to deassert. Table 7 only applies to PO1 of the MAX6874. Write bit to make the PO1 output independent of the respective signal (IN1–IN6 thresholds, WD, GPI1–GPI4, ...
Page 17
... Table 8 only applies to PO2 of the MAX6874. Write bit to make the PO2 output independent of the ______________________________________________________________________________________ EEPROM-Programmable, Hex/Quad, OUTPUT ASSERTION CONDITIONS 1 = PO2 assertion depends on IN1 undervoltage threshold (Table 2 PO2 assertion depends on IN2 undervoltage threshold (Table 3). ...
Page 18
... PO3 (MAX6874 only) assertion depends on IN5 undervoltage threshold (Table 4). Must be 16h 8016h [4] set to 0 for the MAX6875 PO3 (MAX6874 only) assertion depends on IN6 undervoltage threshold (Table 4). Must be [5] set to 0 for the MAX6875. [ PO3/PO1 assertion depends on watchdog (Tables 18 and 19). ...
Page 19
... 6874 onl y) asser end Tab ust b e set to 0 for the M AX 6875 PO4/PO2 asserts when MR = low (Table 6). 40h 8040h [3] Table 10 only applies to PO4 of the MAX6874 and PO2 of the MAX6875. Write bit to make the PO4/PO2 output independent of the respective signal (IN_ ______________________________________________________________________________________ EEPROM-Programmable, Hex/Quad, OUTPUT ASSERTION CONDITIONS thresholds, WD, GPI1– ...
Page 20
... PO5/PO3 assertion depends on IN2 undervoltage threshold (Table 3). [ PO5/PO3 assertion depends on IN3 undervoltage threshold (Table 4). [ PO5/PO3 assertion depends on IN4 undervoltage threshold (Table 4 PO5 (MAX6874 only) assertion depends on IN5 undervoltage threshold (Table 4). Must be 24h 8024h [4] set to 0 for the MAX6875. ...
Page 21
... PO6/PO4 assertion depends on IN2 undervoltage threshold (Table 3). [ PO6/PO4 assertion depends on IN3 undervoltage threshold (Table 4). [ PO6/PO4 assertion depends on IN4 undervoltage threshold (Table 4 PO6 (MAX6874 only) assertion depends on IN5 undervoltage threshold (Table 4). Must be [4] 2Bh 802Bh set to 0 for the MAX6875. ...
Page 22
... PO7/PO5 assertion depends on IN2 undervoltage threshold (Table 3). [ PO7/PO5 assertion depends on IN3 undervoltage threshold (Table 4). [ PO7/PO5 assertion depends on IN4 undervoltage threshold (Table 4 PO7 (MAX6874 only) assertion depends on IN5 undervoltage threshold (Table 4). Must be 32h 8032h [4] set to 0 for the MAX6875. ...
Page 23
... PO8 assertion depends on PO7 (Table 13 PO8 asserts when MR = low (Table 6). 40h 8040h [7] Table 14 only applies to PO8 of the MAX6874. Write bit to make the PO8 output independent of the respective signal (IN1–IN6 thresholds, WD, GPI1–GPI4, MR, or other programmable outputs). Output Stage Configurations Independently program each programmable output as active-high or active-low (Table 15) ...
Page 24
... PO1 (MAX6874 only active low active high. PO2 (MAX6874 only active low active high. PO3 (MAX6874)/PO1 (MAX6875 active low active high. PO4 (MAX6874)/PO2 (MAX6875 active low active high. PO5 (MAX6874)/PO3 (MAX6875 active low active high. PO6 (MAX6874)/PO4 (MAX6875 active low active high. ...
Page 25
... The bus remains active if a REPEATED START condition is gener- ated, such as in the block read protocol (see Figure 7). The MAX6874/MAX6875 recognize a STOP condition at Bit Transfer any point during transmission except if a STOP condition occurs in the same high pulse as a START condition. This condition is not a legal I pulse must separate any START and STOP condition ...
Page 26
... A1 is internally set to 0 for the MAX6875. SA0 is a read/write flag bit (0 = write read). The A0 and A1 address inputs allow up to four MAX6874s or two MAX6875s to connect to one bus. Connect A0 and A1 to GND or to the serial interface power supply (see Figure 6). ...
Page 27
Power-Supply Sequencers/Supervisors The send byte protocol allows the master device to send one byte of data to the slave device (see Figure 7). The send byte presets a register pointer address for a sub- sequent read or write. The slave ...
Page 28
EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors SEND BYTE FORMAT S ADDRESS WR ACK DATA ACK 7 bits 0 8 bits Slave Address– Data Byte–presets the equivalent to chip- internal address pointer. select line wire interface. RECEIVE BYTE FORMAT S ...
Page 29
... For the con- figuration registers, valid address pointers range from 00h to 45h. Register addresses outside of this range result in a NACK being issued from the MAX6874/ MAX6875. When using the block write protocol, the address pointer automatically increments after each data byte, except when the address pointer is already at 45h ...
Page 30
... IN1 undervoltage detector threshold (Table 2). IN2 undervoltage detector threshold (Table 3). IN3 undervoltage detector threshold (Table 4). IN4 undervoltage detector threshold (Table 4). IN5 undervoltage detector threshold (MAX6874 only) (Table 4). IN6 undervoltage detector threshold (MAX6874 only) (Table 4). Not used. Not used. Not used. Not used. ...
Page 31
... PO5 (MAX6874)/PO3 (MAX6875) input selection (Table 11). PO5 (MAX6874)/PO3 (MAX6875) input selection (Table 11). Set to 0. Set to 0. Set to 0. PO5 (MAX6874)/PO3 (MAX6875) input selection and PO_ timeout period (Tables 11, 18). PO6 (MAX6874)/PO4 (MAX6875) input selection (Table 12). PO6 (MAX6874)/PO4 (MAX6875) input selection (Table 12). DESCRIPTION 31 ...
Page 32
... PO7 (MAX6874)/PO5 (MAX6875) input selection (Table 13). PO7 (MAX6874)/PO5 (MAX6875) input selection (Table 13). PO7 (MAX6874)/PO5 (MAX6875) input selection (Table 13). PO7 (MAX6874)/PO5 (MAX6875) input selection and PO_ timeout period (Tables 13, 16). PO8 (MAX6874 only) input selection (Table 14). PO8 (MAX6874 only) input selection (Table 14). ...
Page 33
... PO5 (MAX6874), PO3 (MAX6875) 101 = PO6 (MAX6874), PO4 (MAX6875) 110 = PO7 (MAX6874), PO5 (MAX6875) 111 = PO8 (MAX6874), not used (MAX6875) Watchdog Dependency on Inputs Watchdog clear depends on both GPI_ from 3Ch[1:0] and PO_ from 3Ch[4:2 Watchdog clear depends only on PO_ from 3Ch[4:2]. ...
Page 34
... Registers 3Ch–3Dh configure the watchdog functionality of the MAX6874/MAX6875. Program the watchdog timer to assert one or more programmable outputs (see Tables 7–14). Program the watchdog timer to reset on one of the GPI_ inputs, one of the programmable outputs com- bination of one GPI_ input and one programmable out- put ...
Page 35
... PO1 asserts (MAX6874 write disabled if PO1 asserts (MAX6874). Set to 0 (MAX6875 write not disabled if PO2 asserts (MAX6874 write disabled if PO2 asserts (MAX6874). Set to 0 (MAX6875 write not disabled if PO3 (MAX6874)/PO1 (MAX6875) asserts write disabled if PO3 (MAX6874)/PO1 (MAX6875) asserts. ...
Page 36
... Connect a general-purpose output from a µC to one of the GPI_ inputs to allow interrupts to assert any output of the MAX6874/MAX6875. Configure one of the pro- grammable outputs to assert on whichever GPI_ input connects to the general purpose output of the µC. For better noise immunity, bypass each of the voltage detector inputs to GND with 0.1µ ...
Page 37
... Power-Supply Sequencers/Supervisors TOP VIEW PO2 1 PO3 2 PO4 3 GND 4 MAX6874 PO5 5 PO6 6 PO7 7 *EXPOSED PADDLE PO8 8 (7mm x 7mm Thin QFN) *EXPOSED PADDLE INTERNALLY CONNECTED TO GND. PART VOLTAGE-DETECTOR INPUTS MAX6874ETJ 6 MAX6875ETJ 4 ______________________________________________________________________________________ 24 N.C. N. N.C. PO1 2 22 DBP PO2 3 21 ABP GND 4 20 GPI1 PO3 ...
Page 38
... EEPROM-Programmable, Hex/Quad, Power-Supply Sequencers/Supervisors +12V DC-DC 1 DC-DC 2 IN1 PO1 IN3 PO2 IN4 MARGIN MR ABP MAX6874 DBP +12V BUS INPUT +12V SUPPLY t ENABLE +5V DC-DC CONVERTER PO1 PO1 +5V OUTPUT +5V SUPPLY t ENABLE +2.5V DC-DC CONVERTER PO2 PO2 +2.5V OUTPUT +2.5V SUPPLY t PO3 PO3 +3.3V SUPPLY PO4 +0.7V SUPPLY PO5 38 ______________________________________________________________________________________ DC-DC 3 DC-DC 4 PO3 ...
Page 39
Power-Supply Sequencers/Supervisors (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) D D/2 e ______________________________________________________________________________________ EEPROM-Programmable, Hex/Quad, E/2 (NE- DETAIL ...
Page 40
For the latest package outline information www.maxim-ic.com/packages.) 40____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 2004 Maxim Integrated Products Package Information ...