SAA7715 PHILIPS [NXP Semiconductors], SAA7715 Datasheet - Page 11

no-image

SAA7715

Manufacturer Part Number
SAA7715
Description
Digital Signal Processor
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAA7715AH/N102
Quantity:
435
Part Number:
SAA7715AH/N103
Manufacturer:
PHI
Quantity:
42 300
Part Number:
SAA7715AH03
Quantity:
214
Part Number:
SAA7715H/N104
Quantity:
1 500
Philips Semiconductors
8.5
8.5.1
For communication with external digital sources a digital
serial bus is implemented. It is a serial 3-line bus, having
one line for data, one line for clock and one line for the
word select. For external digital sources the SAA7715 acts
as a slave, so the external source is master and supplies
the clock.
For the I
from Philips.
The digital serial input is capable of handling Philips
I
word sizes. The sampling frequency can be 32 up to
96 kHz. See the I
must be programmed, for selection of the desired serial
format.
See Fig.3 for the general waveforms of the possible
formats.
When the applied word length exceeds 24 bits, the LSBs
are skipped.
The digital serial input/output circuitry is limited in handling
the number of BCK pulses per WS period. The maximum
allowed number of bit clocks per WS period is 256. Also
the number of bit clocks during WS LOW and HIGH must
be equal (50% WS duty factor) only for the LSB-justified
formats.
There are two modes in which the digital inputs can be
used (the mode is selectable via an I
2001 May 07
2
S-bus and LSB-justified formats of 16, 18, 20 and 24 bits
Use up to 4 digital serial inputs (8ch) with common WS
and BCK signal (8ch IN and 8ch OUT + 2ch FSDAC
output)
Use one of the 2 SPDIF inputs as source instead of the
use of the digital serial inputs (2ch IN and
8ch OUT + One 2ch FSDAC output).
Digital Signal Processor
Digital serial inputs/outputs and SPDIF inputs
2
D
S-bus format itself see the official specification
IGITAL SERIAL INPUTS
2
C-bus memory map for the bits that
/
OUTPUTS
2
C-bus bit):
11
8.5.2
Two separate SPDIF receivers are available, one shared
with digital serial input 2 (SPDIF1) and one with the digital
serial input 3 (SPDIF2). The sample frequency at which
the SPDIF inputs can be used must be in the range of
32 to 96 kHz.
There are few control signals available from the SPDIF
input stage. These are connected to flags of the DSP:
Handling of channel status bits: The first 40 (of 192)
channel status bits of the selected SPDIF source (0FFBH,
bit 20), will come available in the I
0FF2H to 0FF5H. Two registers 0FF2H to 0FF3H contain
the information for the right channel, the other two
(0FF4H to 0FF5H) contain the information for the left
channel. The information can be read via I
DSP program.
The design fulfils the digital audio interface specification
“IEC 60958-1 Ed2, part 1, general part IEC 60958-3 Ed2,
part 3, consumer applications” .
A lock signal indicating if the SPDIF input 1 or 2 is in
lock
The pcm_audio/non-pcm_audio bit indicating if an audio
or data stream is detected on SPDIF input 1 or 2. The
FSDAC output will NOT be muted in the event of
non-audio PCM stream. This status bit can be read via
the I
put the DAC into MUTE (via pin POM).
2
C-bus, the microprocessor controller can decide to
SPDIF
INPUTS
Preliminary specification
2
C-bus registers
SAA7715H
2
C-bus or by the

Related parts for SAA7715