MC68HC705 MOTOROLA [Motorola, Inc], MC68HC705 Datasheet - Page 146

no-image

MC68HC705

Manufacturer Part Number
MC68HC705
Description
HCMOS Microcontroller Unit
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705
Manufacturer:
ON
Quantity:
66
Part Number:
MC68HC705
Manufacturer:
MOTOROLA
Quantity:
9 066
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705B16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
2 132
Part Number:
MC68HC705B16CFN
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705B16CFNE
Manufacturer:
FREESCALE
Quantity:
2 512
Part Number:
MC68HC705B16NCFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705B16NCFNE
Manufacturer:
FREESCALE
Quantity:
2 513
Part Number:
MC68HC705B5B
Manufacturer:
MOTOROLA
Quantity:
20 000
Serial Peripheral Interface (SPI)
11.7.3 Overrun Error
11.8 SPI Interrupts
11.9 SPI I/O Registers
Technical Data
146
Failing to read the byte in the SPDR before a subsequent byte enters the
shift register causes an overrun condition. In an overrun condition, all
incoming data is lost until software clears SPIF. The overrun condition
has no flag.
The SPIF bit in the SPSR indicates a byte has shifted into or out of the
SPDR. The SPIF bit is a source of SPI interrupt requests. The SPI
interrupt enable bit (SPIE) in the SPCR is the local mask for SPIF
interrupts.
The MODF bit in the SPSR indicates a mode error and is a source of SPI
interrupt requests. The MODF bit is set when a logic 0 occurs on the
PD5/SS pin while the MSTR bit is set. The SPI interrupt enable bit (SPIE)
in the SPCR is the local mask for MODF interrupts.
These input/output (I/O) registers control and monitor SPI operation:
– CPHA = 1 — A slave SPI can cause a write collision error by
SPI data register (SPDR)
SPI control register (SPCR)
SPI status register (SPSR)
writing to the SPDR while receiving a transmission, that is,
between the first active SCK edge and the end of the eighth
SCK cycle. The error does not affect the transmission from the
master SPI, but the byte that caused the error is lost.
Serial Peripheral Interface (SPI)
MC68HC705C8A — Rev. 2.0
MOTOROLA

Related parts for MC68HC705