ADG1236 AD [Analog Devices], ADG1236 Datasheet

no-image

ADG1236

Manufacturer Part Number
ADG1236
Description
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADG1236YRUZ
Manufacturer:
AD
Quantity:
156
Part Number:
ADG1236YRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Preliminary Technical Data
FEATURES
2 pF off capacitance
1 pC charge injection
33 V supply range
120 Ω on resistance
Fully specified at +12 V, ±15 V
No V
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP and 12-lead LFCSP packages
Typical power consumption: <0.03 µW
APPLICATIONS
Automatic test equipment
Data aquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Communication systems
GENERAL DESCRIPTION
The ADG1236 is a monolithic CMOS device containing two
independently selectable SPDT switches. It is designed on an
iCMOS process. iCMOS (industrial-CMOS) is a modular
manufacturing process combining high voltage CMOS
(complementary metal-oxide semiconductor) and bipolar
technologies. It enables the development of a wide range of high
performance analog ICs capable of 30 V operation in a footprint
that no previous generation of high voltage parts has been able
to achieve. Unlike analog ICs using conventional CMOS proc-
esses, iCMOS components can tolerate high supply voltages,
while providing increased performance, dramatically lower
power consumption, and reduced package size.
The ultralow capacitance and charge injection of the part make
it an ideal solution for data acquisition and sample-and-hold
applications, where low glitch and fast settling are required. Fast
switching speed coupled with high signal bandwidth make the
part suitable for video signal switching. iCMOS construction
ensures ultralow power dissipation, making the part ideally
suited for portable and battery-powered instruments.
Rev. PrD
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
L
supply required
2 pF Off Capacitance, 1 pC Charge Injection,
±15 V/12 V iCMOS™ Dual SPDT Switch
Each switch conducts equally well in both directions when on
and has an input signal range that extends to the supplies. In the
off condition, signal levels up to the supplies are blocked. Both
switches exhibit break-before-make switching action for use in
multiplexer applications.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
6.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
2 pF off capacitance (±15 V supply).
1 pC charge injection.
3 V logic-compatible digital inputs: V
No V
Ultralow power dissipation: <0.03 µW.
16-lead TSSOP and 12-lead 3 mm × 3 mm LFCSP
packages.
L
logic power supply required.
FUNCTIONAL BLOCK DIAGRAM
SWITCHES SHOWN FOR A LOGIC 1 INPUT
S1A
S1B
S2A
S2B
IN1
IN2
© 2004 Analog Devices, Inc. All rights reserved.
ADG1236
Figure 1.
IH
D1
D2
= 2.0 V, V
ADG1236
www.analog.com
IL
= 0.8 V.

Related parts for ADG1236

ADG1236 Summary of contents

Page 1

... Sample-and-hold systems Audio signal routing Communication systems GENERAL DESCRIPTION The ADG1236 is a monolithic CMOS device containing two independently selectable SPDT switches designed on an iCMOS process. iCMOS (industrial-CMOS modular manufacturing process combining high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies ...

Page 2

... ADG1236 TABLE OF CONTENTS Specifications..................................................................................... 3 Dual Supply ................................................................................... 3 Single Supply ................................................................................. 4 Absolute Maximum Ratings............................................................ 6 Truth Table For Switches ............................................................. 6 ESD Caution.................................................................................. 6 REVISION HISTORY 11/04—Revision PrD: Preliminary Version Preliminary Technical Data Pin Configurations and Function Descriptions ............................7 Terminology .......................................................................................8 Typical Performance Characteristics ..............................................9 Test Circuits..................................................................................... 12 Outline Dimensions ....................................................................... 14 Ordering Guide .......................................................................... 14 ...

Page 3

... V rms kHz L MHz typ Ω pF; Figure typ pF typ pF typ V = +16 −16 µA typ Digital Inputs = µA max µA typ Digital Input = 5 V µA max µA typ Digital Inputs = µA max ADG1236 ...

Page 4

... ADG1236 Parameters I GND I GND 1 Temperature range for Y Version is −40°C to +125°C. 2 Guaranteed by design, not subject to production test. SINGLE SUPPLY ± 10 GND = 0 V, unless otherwise noted Table 2. Parameters ANALOG SWITCH Analog Signal Range On Resistance ( Resistance Match between Channels (∆ ...

Page 5

... Temperature range for Y Version is −40°C to +125°C. 2 Guaranteed by design, not subject to production test. 1 25°C 85°C Y Version 0.001 5.0 150 300 Rev. PrD | Page Unit Test Conditions/Comments µA typ Digital Inputs = µA max µA typ Digital Inputs = 5 V µA max ADG1236 ...

Page 6

... ADG1236 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter Ratings GND −0 + GND +0 − Analog Inputs V − 0 Digital Inputs GND − 0 mA, whichever occurs first Peak Current ...

Page 7

... Drain Terminal. Can be an input or output. Source Terminal. Can be an input or output. Most Positive Power Supply Potential. Rev. PrD | Page ADG1236 PIN 1 INDICATOR ADG1236 S1B 2 8 S2B TOP VIEW (Not to Scale CONNECT Figure 3. LFCSP Pin Configuration ...

Page 8

... ADG1236 TERMINOLOGY I DD The positive supply current The negative supply current The analog voltage on Terminals D and The ohmic resistance between D and S. R FLAT(ON) Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range ...

Page 9

... Single Supply Figure 7. On Resistance as a Function for Dual Supply Figure 8, On Resistance as a Function for Different Temperatures, Rev. PrD | Page ADG1236 (V ) for Different Temperatures Single Supply (V ) for Different Temperatures Dual Supply Figure 9. Leakage Current as a Function of V ...

Page 10

... ADG1236 Figure 10. Leakage Currents as a Function of V Figure 11. Leakage Current as a Function of V Figure 12. Leakage Currents as a Function of Temperature (V ) Figure 13. Leakage Currents as a Function of Temperature Figure 14. Supply Currents vs. Input Switching Frequency D S Figure 15. Charge Injection vs. Source Voltage Rev. PrD | Page ...

Page 11

... Preliminary Technical Data Figure 16 Times vs. Temperature ON OFF Figure 17. Off Isolation vs. Frequency Figure 18. Crosstalk vs. Frequency Figure 19. On Response vs. Frequency Figure 20. THD + N vs. Frequency Rev. PrD | Page ADG1236 ...

Page 12

... ADG1236 TEST CIRCUITS Figure 21. Test Circuit 1—On Resistance 0.1µ GND IN V 0.1µ 0.1µ GND I (OFF) I (OFF Figure 22. Test Circuit 2— Off Resistance SS 0.1µ ...

Page 13

... V S GND V OUT CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG V Figure 29. Test Circuit 9— Bandwidth 0.1µF 0.1µF AUDIO PRECISION 600Ω GND Figure 30. Test Circuit 10—THD + Noise ADG1236 V SS 0.1µ 50Ω p-p OUT ...

Page 14

... ADG1236 OUTLINE DIMENSIONS 0.15 0.05 PIN 1 INDICATOR 12 MAX 1.00 0.85 0.80 SEATING PLANE ORDERING GUIDE Model Temperature Range ADG1236YRU −40°C to +125°C ADG1236YCP −40°C to +125°C 5.10 5.00 4. 4.50 6.40 4.40 BSC 4. PIN 1 1.20 MAX 0.20 0.09 8° 0.30 0° 0.65 0.19 SEATING BSC PLANE COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-153AB Figure 31. 16-Lead Thin Shrink Small Outline Package [TSSOP] ...

Page 15

... Preliminary Technical Data NOTES Rev. PrD | Page ADG1236 ...

Page 16

... ADG1236 NOTES © 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR04776–0–11/04(PrD) Preliminary Technical Data Rev. PrD | Page ...

Related keywords