ADG3242 AD [Analog Devices], ADG3242 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
ADG3242
Manufacturer Part Number
ADG3242
Description
2.5 V/3.3 V, 2-Bit, Common Control Level Translator Bus Switch
Manufacturer
AD [Analog Devices]
Datasheet
1.ADG3242.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADG3242BCZ-SF3
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADG3242BRJ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADG3242BRJZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADG3242–SPECIFICATIONS
Parameter
DC ELECTRICAL CHARACTERISTICS
CAPACITANCE
SWITCHING CHARACTERISTICS
DIGITAL SWITCH
POWER REQUIREMENTS
NOTES
1
2
3
4
5
6
7
Specifications subject to change without notice.
Temperature range is as follows: B Version: –40°C to +85°C.
Typical values are at 25°C, unless otherwise stated.
Guaranteed by design, not subject to production test.
The digital switch contributes no propagation delay other than the RC delay of the typical R
source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay
of the digital switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
Propagation delay matching between channels is calculated from the on resistance matching and load capacitance of 50 pF.
See Timing Measurement Information section.
This current applies to the control pin BE only. The A and B ports contribute no significant ac or dc currents as they transition.
Input High Voltage
Input Low Voltage
Input Leakage Current
OFF State Leakage Current
ON State Leakage Current
Maximum Pass Voltage
A Port Off Capacitance
B Port Off Capacitance
A, B Port On Capacitance
Control Input Capacitance
Propagation Delay A to B or B to A, t
Propagation Delay Matching
Bus Enable Time BE to A or B
Bus Disable Time BE to A or B
Bus Enable Time BE to A or B
Bus Disable Time BE to A or B
Bus Enable Time BE to A or B
Bus Disable Time BE to A or B
Maximum Data Rate
Channel Jitter
On Resistance
On Resistance Matching
V
Quiescent Power Supply Current
Increase in I
CC
CC
3
per Input
7
5
6
6
6
6
6
6
3
PD
4
Symbol
V
V
V
V
I
I
V
C
C
C
C
t
t
t
t
t
t
t
R
I
OZ
PHL
PZH
PHZ
PZH
PHZ
PZH
PHZ
I
CC
R
I
INH
INH
INL
INL
P
ON
A
B
A
IN
CC
, C
ON
OFF
OFF
, t
, t
, t
, t
, t
, t
, t
B
PLH
PZL
PLZ
PZL
PLZ
PZL
PLZ
ON
1
Conditions
V
V
V
V
0 ≤ A, B ≤ V
0 ≤ A, B ≤ V
V
V
V
f = 1 MHz
f = 1 MHz
f = 1 MHz
f = 1 MHz
C
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Digital Inputs = 0 V or V
Digital Inputs = 0 V or V
V
CC
CC
CC
CC
A
A
A
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
L
/V
/V
/V
= 50 pF, V
(V
otherwise noted.)
= 2.7 V to 3.6 V
= 2.3 V to 2.7 V
= 2.7 V to 3.6 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V; SEL = V
= 3.0 V to 3.6 V; SEL = V
= 3.0 V to 3.6 V; SEL = 0 V
= 3.0 V to 3.6 V; SEL = 0 V
= 2.3 V to 2.7 V; SEL = V
= 2.3 V to 2.7 V; SEL = V
= SEL = 3.3 V; V
= SEL = 3.3 V; V
= 3 V, SEL = V
= 3 V, SEL = V
= 2.3 V, SEL = V
= 2.3 V, SEL = V
= 3 V, SEL = 0 V, V
= 3 V, SEL = 0 V, V
= 3 V, SEL = V
= 3 V, SEL = 0 V, V
= 3.6 V, BE = 3.0 V; SEL = V
B
B
B
CC
= V
= V
= V
= 2.3 V to 3.6 V, GND = 0 V, all specifications T
CC
CC
CC
–2–
CC
CC
= SEL = 3.3 V, I
= SEL = 2.5 V, I
= 3.3 V, SEL = 0 V, I
CC
= SEL = 3 V
CC
CC
CC
ON
A
A
CC
CC
, V
, V
, V
/V
/V
, V
, V
of the switch and the load capacitance when driven by an ideal voltage
A
A
A
B
B
A
A
A
CC
CC
= 0 V, I
= 1 V, I
= 0 V, I
= 2 V
= 2 V
= 0 V, I
= 1.7 V, I
= 0 V, I
A
A
; SEL = V
; SEL = 0 V
= 0 V, I
= 1 V, I
O
O
CC
CC
CC
= –5 µA
CC
= –5 µA
BA
BA
A
CC
BA
A
O
= 8 mA
= 8 mA
BA
BA
BA
= –5 µA
= 8 mA
= 8 mA
= 8 mA
CC
= 8 mA
= 8 mA
= 8 mA
Min
2.0
1.7
2.0
1.5
1.5
1
1
1
1
1
1
2.3
MIN
to T
B Version
Typ
± 0.01
± 0.01
± 0.01
2.5
1.8
1.8
3.5
3.5
7
4
3.2
3
3
2.5
3
2.5
1.5
45
4.5
12
5
9
5
12
0.1
0.1
0.01
0.1
0.15
MAX
2
, unless
Max
0.8
0.7
± 1
± 1
± 1
2.9
2.1
2.1
0.225
5
4.6
4
4
3.8
4
3.4
8
28
9
18
8
0.5
0.5
3.6
1
0.2
8
REV. 0
Unit
V
V
V
V
µA
µA
µA
V
V
V
pF
pF
pF
pF
ns
ps
ns
ns
ns
ns
ns
ns
Gbps
ps p-p
Ω
Ω
Ω
Ω
Ω
Ω
Ω
Ω
V
µA
mA
µA