PMB2306T SIEMENS [Siemens Semiconductor Group], PMB2306T Datasheet - Page 7

• Manufacturer Part Number: PMB2306T
• Description: PLL-Frequency Synthesizer PMB2306R/PMB2306T Version 2.2
• Manufacturer: SIEMENS [Siemens Semiconductor Group]

Semiconductor Group
8
1
10
14
10
1
12
16
FI
RI
PD
LD
Input with highly sensitive preamplifier for 14-bit n-counter and
7-bit a-counter. With small input signals AC coupling must be
set up, where DC coupling can be used for large input signals.
Input with highly sensitive preamplifier for 16-bit r-counter. With
small input signals AC coupling must be set up, where DC
coupling can be used for large input signals.
Tristate charge pump output. The integrated, positive and
negative current sources can be programmed with respect to
their current density by means of the serial control. Activation
and deactivation depend on the phase relationship of the
scaled-down input signals FI:N, RI:R. (See phase detector
output waveforms.)
frequency
active
frequency
active
frequency
switched off, PD-output is tristate
In standby mode the PD-output is set to tristate. The
assignment of the current sources to the output signals of the
phase detector can be swapped in it’s polarity, i.e. the sign of
the phase detector constant can be controlled.
phase detector in the form of a pulse-width modulated signal.
The L-pulse width corresponds to the phase difference. Phase
differences < 20 ns are not indicated due to gating of the
antibacklash impuls. In the locked state the LD-signal is at
H-level. In standby mode the output is resistive.
Only for ABL status 11 no gating of ABL impulse is performed.
7
V
V
V
<
>
=
R
R
R
or
or
and PLL locked: current sources are
V
R
(open drain). Unipolar output of the
lagging:
leading:
p-channel current source
n-channel current source
02.97