ADL5317ACPZ-WP AD [Analog Devices], ADL5317ACPZ-WP Datasheet
ADL5317ACPZ-WP
Related parts for ADL5317ACPZ-WP
ADL5317ACPZ-WP Summary of contents
Page 1
FEATURES Accurately sets avalanche photodiode (APD) bias voltage Wide bias range from V-compatible control interface Monitors photodiode current (5:1 ratio) over six decades Linearity 0.25% from mA, 0.5% from 5 ...
Page 2
ADL5317 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4 ESD Caution.................................................................................. 4 Pin Configuration and Function Descriptions............................. 5 Typical Performance Characteristics ............................................. 6 Theory of ...
Page 3
SPECIFICATIONS PHV PLV APD APD Table 1. Parameter CURRENT MONITOR OUTPUT Current Gain from VAPD to IPDM Nonlinearity Small-Signal Bandwidth Wideband Noise at IPDM Output Voltage Range ...
Page 4
ADL5317 ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Supply Voltage Input Current at VAPD Internal Power Dissipation θ (Soldered Exposed Paddle) JA Maximum Junction Temperature Operating Temperature Range Storage Temperature Range Lead Temperature Range (Soldering 60 sec) ESD CAUTION ESD (electrostatic ...
Page 5
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 3. Pin Function Descriptions Pin No. Mnemonic Description 1 FALT Open Collector (Active Low) Logic Output. Indicates an overcurrent or overtemperature condition. 2 VSET APD Bias Voltage Setting Input. Short to VPLV for supply ...
Page 6
ADL5317 TYPICAL PERFORMANCE CHARACTERISTICS PHV PLV APD APD 10m 1m +85°C 100μ –40°C +25°C 10μ 1μ 100n 10n +85°C 1n +25°C –40°C 100p 1n 10n 100n 1μ ...
Page 7
I (Amperes) APD Figure 9. I Linearity for Multiple Temperatures and Devices PDM V = Normalized to I PHV APD APD 100pA ...
Page 8
ADL5317 10m 1m 100μA TO 1mA: T-RISE = <0.5μs, T-FALL = <0.5μs 100μ 10μA TO 100μA: T-RISE = <0.5μs, T-FALL = <0.5μs 10μ 1μA TO 10μA: T-RISE = <0.5μs, T-FALL = <0.5μs 1μ 100nA TO 1μA: T-RISE = <1μs, T-FALL ...
Page 9
THEORY OF OPERATION The ADL5317 is designed to address the need for high voltage bias control and precision optical power monitoring in optical systems using avalanche photodiodes optimized for use with the Analog Devices, Inc. family of translinear ...
Page 10
ADL5317 For small input currents, this pull-down must discharge not only C but also C at the VAPD pin (through the GARD GRD COMP and VAPD diodes). The final 700 mV of settling for lower input currents is dominated by ...
Page 11
APPLICATIONS The ADL5317 is primarily designed for wide dynamic range applications simplifying APD bias circuit architecture. Accurate control of the bias voltage across the APD becomes critical to maintain the proper avalanche multiplication factor as the temperature and input power ...
Page 12
ADL5317 1 FALT 10kΩ VSET SET 3 V VPLV P_LOW 0Ω 4 0.1μF VPHV 0.01μF 0.01μF 0Ω 0.1μF V P_HIGH Figure 23. Interfacing the ADL5317 to the AD8305 for High Accuracy APD Power Monitoring Measured rms noise voltage ...
Page 13
ALKALINE 604Ω D CELL + + ALKALINE – D CELLS – + 1kΩ – DP 8200 + DC POWER SUPPLY – VPHV VPLV VSET ADL5317 VAPD IPDM + ALKALINE FET BUFFER D CELLS – – ...
Page 14
ADL5317 EVALUATION BOARD Table 4. Evaluation Board Configuration Options Component Function VPHV, VPLV, High and Low Voltage Supply and Ground Pins. GND VSET APD Bias Voltage Setting Pin. The dc voltage applied to VSET determines the APD bias voltage at ...
Page 15
FALT VSET R3 0Ω R2 10kΩ VPLV 0Ω 0.1μF 0.01μF C1 0.01μF GND C5 0.1μF VPHV Figure 30. ADL5317 Evaluation Board Schematic Figure 31. ADL5317 Evaluation Board Layout R8 0Ω FALT ...
Page 16
... SEATING PLANE ORDERING GUIDE Model Temperature Range 1 ADL5317ACPZ-REEL7 –40°C to +85°C 1 ADL5317ACPZ-WP –40°C to +85°C ADL5317-EVAL Pb-free part. © 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05456-0-7/05(0) 3.00 0.60 MAX BSC SQ 0 ...