MC74ACT05DTR2G ON Semiconductor, MC74ACT05DTR2G Datasheet
MC74ACT05DTR2G
Specifications of MC74ACT05DTR2G
Related parts for MC74ACT05DTR2G
MC74ACT05DTR2G Summary of contents
Page 1
MC74AC05, MC74ACT05 Hex Inverter with Open−Drain Outputs The MC74AC/ACT05 is identical in pinout to the LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with TTL outputs. Features • Outputs Source/Sink 24 mA ...
Page 2
MAXIMUM RATINGS Symbol V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) out I DC Input Current, per Pin Output Sink/Source Current, per ...
Page 3
DC CHARACTERISTICS Symbol Parameter V Minimum High Level Input Voltage IH V Maximum Low Level Input Voltage IL V Maximum Low Level Output Voltage OL I Maximum Input Leakage Current IN I †Minimum Dynamic OLD Output Current I OHD I ...
Page 4
DC CHARACTERISTICS Symbol Parameter V Minimum High Level Input Voltage IH V Maximum Low Level Input Voltage IL V Maximum Low Level Output Voltage OL I Maximum Input Leakage Current IN Additional Max. I /Input DI CC CCT I †Minimum ...
Page 5
... MC74AC05MELG MC74ACT05N MC74ACT05NG MC74ACT05D MC74ACT05DG MC74ACT05DR2 MC74ACT05DR2G MC74ACT05DTR2 MC74ACT05DTR2G MC74ACT05MEL MC74ACT05MELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *These packages are inherently Pb−Free. Package PDIP−14 PDIP− ...
Page 6
PDIP− MC74AC05N AWLYYWWG MC74ACT05N AWLYYWWG 1 1 MARKING DIAGRAMS SOIC−14 TSSOP−14 AC05G AWLYWW 14 ACT ACT05G 05 AWLYWW ALYWG Assembly Location WL Wafer Lot YY Year ...
Page 7
−T− SEATING PLANE 0.13 (0.005) PACKAGE DIMENSIONS PDIP−14 CASE 646−06 ISSUE http://onsemi.com 7 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI ...
Page 8
... G −T− SEATING 14 PL PLANE 0.25 (0.010 14X 0.58 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−14 CASE 751A−03 ISSUE 0.25 (0.010 ...
Page 9
K 14X REF 0.10 (0.004) 0.15 (0.006 L PIN 1 IDENT. 1 0.15 (0.006 −V− C 0.10 (0.004) −T− SEATING G D PLANE PACKAGE DIMENSIONS TSSOP−14 CASE 948G−01 ISSUE A ...
Page 10
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...