MM82C19 FAIRCHILD [Fairchild Semiconductor], MM82C19 Datasheet

no-image

MM82C19

Manufacturer Part Number
MM82C19
Description
16-Line to 1-Line Multiplexer
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet
© 2004 Fairchild Semiconductor Corporation
MM82C19N
MM82C19
16-Line to 1-Line Multiplexer
General Description
The MM82C19 multiplex 16 digital lines to 1 output. A 4-bit
address code determines the particular 1-of-16 inputs
which is routed to the output. The data is inverted from
input to output.
A strobe override places the output of MM82C19 in the
high-impedance state.
All inputs are protected from damage due to static dis-
charge by diode clamps to V
Ordering Code:
Connection Diagram
Order Number
Package Number
N24A
CC
and GND.
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
DS005891
Features
Wide supply voltage range:
Guaranteed noise margin: 1.0V
High noise immunity: 0.45 V
TTL compatibility: Drive 1 TTL Load
Package Description
October 1987
Revised January 2004
CC
3.0V to 15V
(typ.)
www.fairchildsemi.com

Related parts for MM82C19

MM82C19 Summary of contents

Page 1

... MM82C19 16-Line to 1-Line Multiplexer General Description The MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines the particular 1-of-16 inputs which is routed to the output. The data is inverted from input to output. A strobe override places the output of MM82C19 in the high-impedance state. All inputs are protected from damage due to static dis- charge by diode clamps to V and GND ...

Page 2

... www.fairchildsemi.com MM82C19 Inputs E10 E11 E12 E13 E14 E15 ...

Page 3

Logic Diagram 3 www.fairchildsemi.com ...

Page 4

... Logical “0” Output Voltage OUT(0) I Logical “1” Input Current IN(1) I Logical “0” Input Current IN(0) I Output Current in High OZ Impedance State MM82C19 I Supply Current CC CMOS/LPTTL Interface V Logical “1” Input Voltage IN(1) V Logical “0” Input Voltage IN(0) V Logical “1” Output Voltage ...

Page 5

... Propagation Delay Time to a pd0 pd1 Logical “0” or Logical “1” from Strobe to Output MM74C150 Delay from Strobe to High 1H 0H Impedance State MM82C19 Delay from Strobe to Logical H1 H0 “1” Level or to Logical “0” Level (from High Impedance State) MM82C19 C ...

Page 6

Switching Time Waveforms t and Note: Delays measured with input ns www.fairchildsemi.com CMOS to CMOS and ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ...

Related keywords