AT88SC0808C ATMEL [ATMEL Corporation], AT88SC0808C Datasheet - Page 5

no-image

AT88SC0808C

Manufacturer Part Number
AT88SC0808C
Description
CryptoMemory 8 Kbit
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT88SC0808C
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT88SC0808C
Quantity:
2 000
Part Number:
AT88SC0808C-SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT88SC0808C-SU
Quantity:
3 000
Company:
Part Number:
AT88SC0808C-SU
Quantity:
2 965
Part Number:
AT88SC0808C-U
Manufacturer:
3COM
Quantity:
500
Part Number:
AT88SC0808C-U
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT88SC0808CA
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT88SC0808CA-SH-T
Manufacturer:
PANASONIC
Quantity:
1 000
Part Number:
AT88SC0808CA-SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Protocol Selection
Asynchronous
T = 0 Protocol
Synchronous
2-wire Serial Interface
2024DS–SMEM–04/03
The AT88SC0808C supports two different communication protocols.
The power-up sequence determines which of the two communication protocols will be
used.
This power-up sequence complies with ISO 7816-3 for a cold reset in smart card
applications.
The device will respond with a 64-bit ATR code, including historical bytes to indicate the
memory density within the CryptoMemory family. Once the asynchronous mode has
been selected, it is not possible to switch to the synchronous mode without powering off
the device.
Figure 2. Asynchronous T = 0 Protocol
The synchronous mode is the default after powering up V
on RST. For embedded applications using CryptoMemory in standard plastic packages,
this is the only communication protocol.
Figure 3. Synchronous 2-wire Protocol
Note:
CLK-SCL
CLK-SCL
I/O-SDA
I/O-SDA
Smart Card Applications: The asynchronous T = 0 protocol defined by ISO 7816-3
is used for compatibility with the industry’s standard smart card readers.
Embedded Applications: A 2-wire serial interface is used for fast and efficient
communication with logic or controllers.
V
Set I/O-SDA in receive mode.
Provide a clock signal to CLK-SCL.
RST goes high after 400 clock cycles.
Power-up V
After stable V
CC
RST
V cc
RST
V cc
Five clock pulses must be sent before the first command is issued.
goes high; RST, I/O-SDA and CLK-SCL are low.
CC
CC
, RST goes high also.
, CLK-SCL and I/O-SDA may be driven.
1
2
3
4
5
CC
AT88SC0808C
due to the internal pull-up
ATR
5

Related parts for AT88SC0808C