M95128-R STMICROELECTRONICS [STMicroelectronics], M95128-R Datasheet - Page 23

• Manufacturer Part Number: M95128-R
• Description: 128 Kbit Serial SPI bus EEPROM with high speed clock
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

M95128, M95128-W, M95128-R
6
7
Figure 12. Bus master and memory devices on the SPI bus
1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
2. These pull-up resistors, R, ensure that the M95128, M95128-W, M95128-R are not selected if the Bus Master leaves the S
line in the high-impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the
same time (that is when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so
that, when all inputs/outputs become high impedance, S is pulled High while C is pulled Low (thus ensuring that S and C do
not become High at the same time, and so, that the t
SPI Interface with
(CPOL, CPHA) =
CS3
(0, 0) or (1, 1)
Bus Master
CS2 CS1
Delivery state
The device is delivered with the memory array set at all 1s (FFh). The Status Register Write
Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.
Connecting to the SPI bus
These devices are fully compatible with the SPI protocol.
All instructions, addresses and input data bytes are shifted in to the device, most significant
bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C)
after Chip Select (S) goes Low.
All output data bytes are shifted out of the device, most significant bit first. The Serial Data
Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction
(such as the Read from Memory Array and Read Status Register instructions) have been
clocked into the device.
Figure 12
selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the
others being high impedance.
SDO
SDI
SCK
shows three devices, connected to an MCU, on a SPI bus. Only one device is
R
(2)
R
(2)
C Q D
S
SPI Memory
Device
W
V
SHCH
CC
HOLD
R
requirement is met).
V
(2)
SS
C Q D
S
SPI Memory
Device
W
V
HOLD
CC
R
V
(2)
SS
C Q D
S
SPI Memory
Device
W
Delivery state
V
CC
HOLD
AI12304b
V
SS
V
V
CC
SS
23/41