AT45DB081B-CNC-2.5 ATMEL [ATMEL Corporation], AT45DB081B-CNC-2.5 Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
AT45DB081B-CNC-2.5
Manufacturer Part Number
AT45DB081B-CNC-2.5
Description
8-megabit 2.5-volt Only or 2.7-volt Only DataFlash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
1.AT45DB081B-CNC-2.5.pdf
(32 pages)
Reset Timing (Inactive Clock Polarity Low Shown)
Note:
Command Sequence for Read/Write Operations (except Status Register Read)
Notes:
2225C–12/01
The CS signal should be in the high state before the RESET signal is deasserted.
1. “r” designates bits reserved for larger densities.
2. It is recommended that “r” be a logical “0” for densities of 8M bits or smaller.
3. For densities larger than 8M bits, the “r” bits become the most significant Page Address bit for the appropriate density.
RESET
SCK
CS
SO
SI
MSB
larger densities
HIGH IMPEDANCE
Reserved for
SI
r r r X X X X X
CMD
Page Address
(PA11-PA0)
X X X X
8 bits
X X X X
8 bits
(BA8-BA0/BFA8-BFA0)
Byte/Buffer Address
X X X X X X X X
8 bits
tRST
tREC
HIGH IMPEDANCE
LSB
AT45DB081B
tCSS
15