AT45DB161D-SU-SL955 ATMEL [ATMEL Corporation], AT45DB161D-SU-SL955 Datasheet
AT45DB161D-SU-SL955
Related parts for AT45DB161D-SU-SL955
AT45DB161D-SU-SL955 Summary of contents
Page 1
... MHz. Its 17,301,504 bits of memory are organized as 4,096 pages of 512 bytes or 528 bytes each. In addition to the main memory, the AT45DB161D also contains two SRAM buffers of 512/528 bytes each. The buffers allow the receiving of data while a page in the main Memory is being reprogrammed, as well as writing a continuous data stream ...
Page 2
... To allow for simple in-system reprogrammability, the AT45DB161D does not require high input voltages for programming. The device operates from a single power supply, 2.5V to 3.6V or 2.7V to 3.6V, for both the program and read operations. The AT45DB161D is enabled through the chip select pin (CS) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK) ...
Page 3
... RDY/BUSY and page-to-buffer transfers. The busy status indicates that the Flash memory array and one of the buffers cannot be accessed; read and write operations to the other buffer can still be performed. Device Power Supply: The V ...
Page 4
... RDY/BUSY 4. Memory Array To provide optimal flexibility, the memory array of the AT45DB161D is divided into three levels of granularity comprising of sectors, blocks, and pages. The “Memory Architecture Diagram” illustrates the breakdown of each level and details the number of pages per sector and block. All program operations to the DataFlash occur on a page by page basis. The erase operations can be performed at the chip, sector, block or page level ...
Page 5
... The first 12 bits (A20 - A9) of the 21-bits sequence specify which page of the main memory array to read, and the last 9 bits (A8 - A0) of the 21-bits address sequence specify the starting byte address within the page. The don’t care bytes that follow the address bytes are needed to initialize the read operation. Following the don’ ...
Page 6
... When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred AT45DB161D 6 specification. The Continuous Array Read bypasses both data buffers and leaves the specification ...
Page 7
... The CS pin must remain low during the loading of the opcode, the address bytes, the don’t care bytes, and the reading of data. When the end of a page in main memory is reached, the device will continue reading back at the beginning of the same page. A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO) ...
Page 8
... Erase or Block Erase). The programming of the page is internally self-timed and should take place in a maximum time of t status register and the RDY/BUSY pin will indicate that the part is busy. AT45DB161D 8 . During this time, the status EP ...
Page 9
... A9) that specify the page in the main memory to be erased and 9 don’t care bits. When a low-to-high transition occurs on the CS pin, the part will erase the selected page (the erased state is a logical 1) ...
Page 10
... The Chip Erase command will not affect sectors that are protected or locked down; the contents of those sectors will remain unchanged. Only those sectors that are not protected or locked down will be erased. Note: AT45DB161D 10 PA7/ PA6/ PA5/ PA4/ ...
Page 11
... The address bytes are comprised of 2 don’t care bits, 12 page address bits, (PA11 - PA0) that select the page in the main memory where data written, and 10 buffer address bits (BFA9 - BFA0) that select the first byte in the buffer to be written. To perform a ...
Page 12
... Disable Sector Protection commands. If the device is power cycled, then the software controlled protection will be disabled. Once the device is powered up, the Enable Sector Protection command should be reissued if sector pro- tection is desired and if the WP pin is not used. AT45DB161D 12 Byte 1 3DH Enable Sector Protection ...
Page 13
Hardware Controlled Protection Sectors specified for protection in the Sector Protection Register and the Sector Protection Reg- ister itself can be protected from program and erase operations by asserting the WP pin and keeping the pin in its asserted ...
Page 14
... Sector Protection Register.: Table 9-2. Sector Number Protected Unprotected Table 9-3. Sectors 0a, 0b Unprotected Protect Sector 0a Protect Sector 0b (Page 8-255) Protect Sectors 0a (Page 0-7), 0b (Page 8-255) Note: AT45DB161D 14 Sector Protection Register Sector 0 (0a, 0b) 0a (Page 0-7) Bit (1) 1. The default value for bytes 0 through 15 when shipped from Atmel is 00H. ...
Page 15
Erase Sector Protection Register Command In order to modify and change the values of the Sector Protection Register, it must first be erased using the Erase Sector Protection Register command. To erase the Sector Protection Register, the CS pin ...
Page 16
... Command Program Sector Protection Register Figure 9-3. Program Sector Protection Register CS Opcode SI Byte 1 Each transition represents 8 bits AT45DB161D 16 , during which time the Status Register will indicate that the device is busy Opcode Opcode Opcode Data Byte Byte 2 Byte 3 Byte 4 Section 9 ...
Page 17
Read Sector Protection Register Command To read the Sector Protection Register, the CS pin must first be asserted. Once the CS pin has been asserted, an opcode of 32H and 3 dummy bytes must be clocked in via the ...
Page 18
... Sector Lockdown Register to determine the status of the appropriate sector lockdown bits or bytes and reissue the Sector Lockdown com- mand if necessary. Command Sector Lockdown Figure 10-1. Sector Lockdown CS Opcode SI Byte 1 Each transition represents 8 bits AT45DB161D 18 Byte 1 3DH Opcode Opcode Opcode Address Byte 2 Byte 3 Byte 4 Bytes ...
Page 19
... Reading the Sector Lockdown Register The Sector Lockdown Register can be read to determine which sectors in the memory array are permanently locked down. To read the Sector Lockdown Register, the CS pin must first be asserted. Once the CS pin has been asserted, an opcode of 35H and 3 dummy bytes must be clocked into the device via the SI pin ...
Page 20
... Therefore, the contents of the buffer 1 will be altered from its previous state when this command is issued. Figure 10-3. Program Security Register CS Opcode SI Byte 1 Each transition represents 8 bits AT45DB161D 20 Security Register • • • One-time User Programmable , during which time the Status Register will indicate that the device is busy. If the device P ...
Page 21
... The CS pin must be low while toggling the SCK pin to load the opcode and the address bytes from the input pin (SI). The transfer of the page of data from the main memory to the buffer will begin when the CS pin transitions from a low to a high state. Dur- ing the transfer of a page of data (t monitored to determine whether the transfer has been completed. 3500M– ...
Page 22
... AT45DB161D 22 ), the status register and the RDY/BUSY pin will indicate that the part is COMP Figure 25-1 (page 46) is recommended ...
Page 23
... The device density is indicated using bits and 2 of the status register. For the AT45DB161D, the four bits are 1011 The decimal value of these four binary bits does not equate to the device density; the four bits represent a combinational code relating to differing densities of DataFlash devices ...
Page 24
... RDPD down, the device will return to the normal standby mode. Command Resume from Deep Power-down Figure 12-2. Resume from Deep Power-Down AT45DB161D 24 time. Once the device has entered the Deep Power-down mode, all instructions EDPD CS SI Each transition represents 8 bits time before the device can receive any commands ...
Page 25
... Configuration Register is a user-programmable nonvolatile regis- ter that allows the page size of the main memory to be configured for binary page size (512 bytes) or standard DataFlash page size (528 bytes). The “power of 2” page size is a one- time programmable configuration register and once the device is configured for “ ...
Page 26
... Manufacturer ID codes that are two, three or even four bytes long with the first byte(s) in the sequence being 7FH. A system should detect code 7FH as a “Continuation Code” and continue to read Manufacturer ID bytes. The first non-7FH byte would signify the last byte of Manufacturer ID data. For Atmel (and some other manufacturers), the Manufacturer ID data is comprised of only one byte. AT45DB161D 26 Bit 3 ...
Page 27
... Chip Erase 5. Main Memory Page to Buffer 1 (or 2) Transfer 6. Main Memory Page to Buffer 1 (or 2) Compare 7. Buffer 1 ( Main Memory Page Program with Built-in Erase 8. Buffer 1 ( Main Memory Page Program without Built-in Erase 9. Main Memory Page Program through Buffer 1 ( ...
Page 28
... Buffer 1 to Main Memory Page Program without Built-in Erase Buffer 2 to Main Memory Page Program without Built-in Erase Page Erase Block Erase Sector Erase Chip Erase Main Memory Page Program Through Buffer 1 Main Memory Page Program Through Buffer 2 AT45DB161D 28 Read Commands Program and Erase Commands Opcode D2H E8H 03H ...
Page 29
... Table 15-4. Command Main Memory Page to Buffer 1 Transfer Main Memory Page to Buffer 2 Transfer Main Memory Page to Buffer 1 Compare Main Memory Page to Buffer 2 Compare Auto Page Rewrite through Buffer 1 Auto Page Rewrite through Buffer 2 Deep Power-down Resume from Deep Power-down Status Register Read Manufacturer and Device ID Read Table 15-5 ...
Page 30
... D7h E8h Notes Don’t Care AT45DB161D 30 Address Byte Address Byte ...
Page 31
Table 15-7. Detailed Bit-level Addressing Sequence for Standard DataFlash Page Size (528 Bytes) Page Size = 528 bytes Opcode Opcode 03h 0Bh 50h 0 ...
Page 32
... The regulator needs to supply this peak current requirement. An under specified regulator can cause current starvation. Besides increasing system noise, current starvation during program- ming or erase can lead to improper operation and possible data corruption. AT45DB161D 32 . During power-up, the internal Power-on Reset circuitry keeps the device in ...
Page 33
... Operating Temperature (Case) V Power Supply CC 3500M–DFLASH–04/09 *NOTICE: + 0.6V CC AT45DB161D (2.5V Version) Ind. -40°C to 85°C 2.5V to 3.6V Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent dam- age to the device. The "Absolute Maximum Rat- ings" are stress ratings only and functional ...
Page 34
... Output Low Voltage OL V Output High Voltage OH Notes during a buffer read maximum @ 20 MHz. CC1 All inputs (SI, SCK, CS#, WP#, and RESET#) are guaranteed by design to be 5-Volt tolerant. 2. AT45DB161D 34 Condition Min CS, RESET all IH inputs at CMOS levels CS, RESET all IH inputs at CMOS levels MHz ...
Page 35
... BE t Sector Erase Time (131,072/135,168 bytes Chip Erase Time CE t RESET Pulse Width RST t RESET Recovery Time REC Note: 1. Values are based on device characterization, not 100% tested in production. 3500M–DFLASH–04/09 AT45DB161D (2.5V Version) AT45DB161D Min Typ Max Min 6.8 6.8 6.8 6.8 0.1 0.1 0.1 0 ...
Page 36
... SPI Mode 0 and SPI Mode 3, respectively. Waveform 3 and waveform 4 illustrate general timing diagram for RapidS serial interface. These are similar to waveform 1 and waveform 2, except that output SO is not restricted to become valid during the t imum frequency = 66 MHz) of the RapidS serial case. AT45DB161D 36 2.4V AC DRIVING 1 ...
Page 37
Waveform 1 – SPI Mode 0 Compatible (for frequencies MHz) CS SCK HIGH IMPEDANCE SO SI 21.2 Waveform 2 – SPI Mode 3 Compatible (for frequencies MHz) CS SCK HIGH ...
Page 38
... Last bit of BYTE-MOSI is clocked out from the Master. E. Last bit of BYTE-MOSI is clocked into the slave. F. Slave clocks out first bit of BYTE-SO. G. Master clocks in first bit of BYTE-SO. H. Slave clocks out second bit of BYTE-SO. I. Master clocks in last bit of BYTE-SO. AT45DB161D 38 Function ...
Page 39
Reset Timing CS SCK RESET SO (OUTPUT) SI (INPUT) Note: The CS signal should be in the high state before the RESET signal is deasserted. 21.7 Command Sequence for Read/Write Operations for Page Size 512 Bytes (Except Status Register ...
Page 40
... Buffer Write CS SI (INPUT) CMD 22.2 Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page (INPUT) Each transition represents 8 bits AT45DB161D 40 FLASH MEMORY ARRAY WRITE I/O INTERFACE SI BINARY PAGE SIZE 15 DON'T CARE + BFA8-BFA0 X BFA7-0 X···X, BFA9-8 Starts self-timed erase/program operation ...
Page 41
... PAGE TO BUFFER 1 BUFFER 1 (512/528 BYTES) BUFFER 1 23.1 Main Memory Page Read CS SI (INPUT) CMD SO (OUTPUT) 23.2 Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer (INPUT) SO (OUTPUT) 3500M–DFLASH–04/09 FLASH MEMORY ARRAY MAIN MEMORY READ PAGE READ I/O INTERFACE SO ...
Page 42
... MSB HIGH-IMPEDANCE SO 24.2 Continuous Array Read (Opcode 0BH SCK OPCODE MSB HIGH-IMPEDANCE SO AT45DB161D 42 BINARY PAGE SIZE 15 DON'T CARE + BFA8-BFA0 CMD X X..X, BFA9-8 BFA7 ADDRESS BITS 32 DON'T CARE BITS ...
Page 43
... Continuous Array Read (Low Frequency: Opcode 03H SCK MSB HIGH-IMPEDANCE SO 24.4 Main Memory Page Read (Opcode: D2H SCK OPCODE MSB HIGH-IMPEDANCE SO 24.5 Buffer Read (Opcode D4H or D6H SCK OPCODE ...
Page 44
... Read Sector Protection Register (Opcode 32H SCK MSB HIGH-IMPEDANCE SO 24.8 Read Sector Lockdown Register (Opcode 35H SCK MSB HIGH-IMPEDANCE SO AT45DB161D ADDRESS BITS BINARY PAGE SIZE = 15 DON'T CARE + BFA8-BFA0 STANDARD DATAFLASH PAGE SIZE = OPCODE 14 DON'T CARE + BFA9-BFA0 ...
Page 45
Read Security Register (Opcode 77H SCK SI 0 MSB HIGH-IMPEDANCE SO 24.10 Status Register Read (Opcode D7H SCK SI 1 MSB HIGH-IMPEDANCE SO 24.11 Manufacturer and Device Read (Opcode 9FH) CS SCK SI HIGH-IMPEDANCE SO ...
Page 46
... A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation. 3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array. AT45DB161D 46 START provide address ...
Page 47
... Figure 25-2. Algorithm for Randomly Modifying Data MAIN MEMORY PAGE PROGRAM THROUGH BUFFER (82H, 85H) Notes preserve data integrity, each page of a DataFlash sector must be updated/rewritten at least once within every 10,000 cumulative page erase and program operations Page Address Pointer must be maintained to indicate which page rewritten. The Auto Page Rewrite command must use the address specified by the Page Address Pointer ...
Page 48
... Ordering Code Detail Atmel Designator Product Family Device Density 16 = 16-megabit Interface 1 = Serial Device Revision AT45DB161D – Device Grade U = Matte Sn lead finish, industrial temperature range (-40°C to +85°C) Package Option M = 8-lead MLF (VDFN 8-lead, 0.209" ...
Page 49
... AT45DB161D-MU-SL954 (4) AT45DB161D-MU-SL955 AT45DB161D-SU (3) AT45DB161D-SU-SL954 (4) AT45DB161D-SU-SL955 AT45DB161D-TU AT45DB161D-MU-2.5 AT45DB161D-SU-2.5 AT45DB161D-TU-2.5 AT45DB161D-CU Notes: 1. The shipping carrier option is not marked on the devices. 2. Standard parts are shipped with the page size set to 528 bytes. The user is able to configure these parts to a 512-byte page size if desired ...
Page 50
... Packaging Information 27.1 8M1-A – MLF (VDFN) Pin TOP VIEW Pin #1 Notch e (0. BOTTOM VIEW Package Drawing Contact: packagedrawings@atmel.com AT45DB161D 0. TITLE 8M1-A, 8-pad 1.00 mm Body, Thermally Enhanced Plastic Very Thin Dual Flat No Lead Package (VDFN) ...
Page 51
EIAJ SOIC e e Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs aren't included. 3. Determines the ...
Page 52
... This package conforms to JEDEC reference MO-183. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion 0.15 mm per side and 0.25 mm per side. 3. Lead coplanarity is 0.10 mm maximum. 2325 Orchard Parkway San Jose, CA 95131 R AT45DB161D 52 PIN SEATING PLANE ...
Page 53
Ball Grid Array Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. 1.00 (0.039) REF 1.00 (0.0394) BSC NON-ACCUMULATIVE 1.00 (0.0394) BSC NON-ACCUMULATIVE 2325 Orchard Parkway San Jose, CA 95131 R 3500M–DFLASH–04/09 6.10(0.240) 5.90(0.232 8.10(0.319) 7.90(0.311) ...
Page 54
... E – May 2006 F – July 2006 G – August 2006 H – August 2006 I – August 2007 J – April 2008 K – February 2009 L – March 2009 M - April 2009 AT45DB161D 54 History Initial Release Added 2.5V - 3.6V operating range. Changed t from 30 µ µs min. VCSL Changed t from max ...
Page 55
Errata 29.1 No Errata Conditions 3500M–DFLASH–04/09 55 ...
Page 56
Headquarters Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to ...