COP424C NSC [National Semiconductor], COP424C Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
COP424C
Manufacturer Part Number
COP424C
Description
Single-Chip 1k and 2k CMOS Microcontrollers
Manufacturer
NSC [National Semiconductor]
Datasheet
1.COP424C.pdf
(24 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
COP424C-RTB/V
Manufacturer:
NSC
Quantity:
5 510
TRANSFER CONTROL INSTRUCTIONS
JID
JMP
JP
JSRP
JSR
RET
RETSK
HALT
IT
MEMORY REFERENCE INSTRUCTIONS
CAMT
CTMA
CAMQ
CQMA
LD
LDD
LQID
RMB
SMB
Mnemonic
Instruction Set
Operand
r d
a
a
a
a
0
1
2
3
0
1
2
3
r
(Continued)
Code
Hex
bb
bb
bb
bb
bb
bb
6
6
b
FF
3F
2F
3C
2C
BF
4C
4D
4B
48
49
33
38
33
39
33
33
33
33
23
45
42
43
47
46
b
b
5
(pages 2 3 only)
(all other pages)
1111 1111
0110 0 a
1
11
10
0110 1 a
0100 1000
0100 1001
0011 0011
0011 1000
0011 0011
0011 1001
0011 0011
0011 1111
0011 0011
0010 1111
0011 0011
0011 1100
0011 0011
0010 1100
00 r 0101
0010 0011
0
1011 1111
0100 1100
0100 0101
0100 0010
0100 0011
0100 1101
0100 0111
0100 0110
0100 1011
Table III COP444C 445C Instruction Set (Continued)
Language
a
(r
Machine
(Binary)
7 0
a
r
e
Code
a
6 0
a
a
7 0
5 0
5 0
or
0 3)
d
10 8
10 8
ROM (PC
a
a
a
PC
00010
a
PC
a
SC
SC
A
RAM(B)
T
T
A
RAM(B)
Q
Q
RAM(B)
Br
RAM(r d)
ROM(PC
SB
0
0
0
0
1
1
1
1
7 4
3 0
7 4
3 0
Z
a
a
r
1
1
PC
PC
PC
PC
PC
RAM(B)
RAM(B)
RAM(B)
RAM(B)
RAM(B)
RAM(B)
RAM(B)
RAM(B)
T
Q
7 4
SB
SB
SC
7 4
14
RAM(B)
A
6 0
5 0
5 0
RAM(B)
A
10 8
Data Flow
10 8
Br
PC
SA
SA
T
Q
A
A M)
A
10 6
3 0
0
1
2
3
0
1
2
3
A M)
3 0
SA
SA
SB
SB
PC
PC
Q
PC
SC
SC
7 0
None
None
None
None
None
None
Always Skip
on Return
None
None
None
None
None
None
None
None
None
None
None
Conditions
Skip
Jump Indirect (Notes 1 3)
Jump
Jump within Page (Note 4)
Jump to Subroutine Page
(Note 5)
Jump to Subroutine
Return from Subroutine
Return from Subroutine
then Skip
HALT Processor
IDLE till Timer
Overflows then Continues
Copy A RAM to T
Copy T to RAM A (Note 9)
Copy A RAM to Q
Copy Q to RAM A
Load RAM into A
Exclusive-OR Br with r
Load A with RAM pointed
to directly by r d
Load Q Indirect (Note 3)
Reset RAM Bit
Set RAM Bit
Description