A6811ELW ALLEGRO [Allegro MicroSystems], A6811ELW Datasheet

no-image

A6811ELW

Manufacturer Part Number
A6811ELW
Description
DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
Manufacturer
ALLEGRO [Allegro MicroSystems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A6811ELW
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A6811ELWT
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
DATA OUT
BLANKING
SUPPLY
STROBE
DATA IN
Logic Supply Voltage, V
Driver Supply Voltage, V
Continuous Output Current Range,
Input Voltage Range,
Package Power Dissipation,
Operating Temperature Range, T
Storage Temperature Range,
Caution: These CMOS devices have input
static protection (Class 2) but are still
susceptible to damage if exposed to
extremely high static electrical charges.
SERIAL
SERIAL
CLOCK
LOGIC
OUT
OUT
OUT
OUT
I
V
P
(Suffix ‘E–’) .................. -40
(Suffix ‘S–’) .................. -20
T
12
11
OUT
1
2
IN
D
S
........................................ See Graph
............................... -55
....................... -0.3 V to V
10
1
2
3
4
5
6
7
8
9
......................... -40 mA to +15 mA
BLNK
V
CLK
ST
DD
DD
BB
°
................... 7.0 V
................... 60 V
°
V
BB
C to +125
°
°
C to +85
C to +85
A
DD
20
19
18
17
16
15
14
13
12
11
+ 0.3 V
Dwg. PP-029-5
OUT
OUT
OUT
OUT
LOAD
SUPPLY
OUT
OUT
OUT
OUT
GROUND
°
°
°
7
10
9
8
6
5
4
3
C
C
C
681 1
accompanying data latches and control circuitry with bipolar sourcing
outputs and pnp active pull downs. Designed primarily to drive
vacuum-fluorescent displays, the 60 V and -40 mA output ratings also
allow these devices to be used in many other peripheral power driver
applications. The A6811– features an increased data input rate (com-
pared with the older UCN/UCQ5811A) and a controlled output slew
rate.
microprocessor-based systems. With a 3.3 V or 5 V logic supply,
typical serial-data input rates are up to 33 MHz.
tions requiring additional drive lines. Similar devices are available as
the A6809– and A6810– (10 bits), A6812– (20 bits), and A6818– (32
bits).
sourcing up to 40 mA. The controlled output slew rate reduces electro-
magnetic noise, which is an important consideration in systems that
include telecommunications and/or microprocessors and to meet
government emissions regulations. For inter-digit blanking, all output
drivers can be disabled and all sink drivers turned on with a BLANK-
ING input high. The pnp active pull-downs will sink at least 2.5 mA.
commercial (suffix S-) or industrial (suffix E-) applications. Package
styles are provided for through-hole DIP (suffix -A) and surface-mount
SOIC or PLCC (suffix -LW or -EP). Copper lead frames, low logic-
power dissipation, and low output-saturation voltages allow all devices
to source 25 mA from all outputs continuously at up to 83°C.
I Controlled Output Slew Rate
I High-Speed Data Storage
I 60 V Minimum
I High Data Input Rate
I PNP Active Pull-Downs
I Low Output-Saturation Voltages
temperature range (E- or S-) and package type (-A, -EP, or -LW).
Always order by complete part number, e.g., A6811SLW .
Output Breakdown
The A6811– devices combine a 12-bit CMOS shift register,
The CMOS shift register and latches allow direct interfacing with
A CMOS serial data output permits cascade connections in applica-
The A6811– output source drivers are npn Darlingtons, capable of
Two temperature ranges are available for optimum performance in
Complete part number includes a suffix to identify operating
DABiC-IV, 12-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVER
I Low-Power CMOS Logic
I Improved Replacements
and Latches
for SN75512B, UCN5811–,
and UCQ5811–

Related parts for A6811ELW

A6811ELW Summary of contents

Page 1

OUT 11 19 OUT 2 12 BLNK BLANKING 3 18 SERIAL 4 17 DATA OUT SERIAL DATA IN LOGIC SUPPLY 14 7 CLOCK CLK 8 13 STROBE ST 9 OUT ...

Page 2

SERIAL-INPUT, LATCHED SOURCE DRIVER SERIAL 4 DATA OUT SERIAL 5 DATA IN LOGIC SUPPLY CLOCK 7 CLK STROBE Dwg. EP-010-5 Dwg. EP-021-19 OUT 11 OUT 12 BLANKING 18 OUT 8 SERIAL DATA ...

Page 3

CLOCK SERIAL DATA IN STROBE BLANKING GROUND OUT Serial Shift Register Contents Data Clock Input Input ... N ... N ... R ...

Page 4

SERIAL-INPUT, LATCHED SOURCE DRIVER Characteristic Symbol Output Leakage Current I CEX Output Voltage V OUT(1) V OUT(0) Output Pull-Down Current I OUT(0) Input Voltage V IN(1) V IN(0) Input Current I IN(1) I IN(0) Input Clamp Voltage V ...

Page 5

CLOCK SERIAL DATA IN SERIAL DATA OUT STROBE BLANKING OUT BLANKING OUT A. Data Active Time Before Clock Pulse (Data Set-Up Time), t ......................................... 25 ns su(D) B. Data Active Time After Clock Pulse (Data Hold Time), t ............................................... 25 ...

Page 6

SERIAL-INPUT, LATCHED SOURCE DRIVER 20 0.280 0.240 1 0.070 0.045 0.210 MAX 0.015 MIN 0.022 0.014 20 7.11 6.10 1 1.77 1.15 5.33 MAX 0.39 MIN 0.558 0.356 NOTES: 1. Exact body and lead configuration at vendor’s option ...

Page 7

NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing tolerance is non-cumulative. Dimensions in Inches (controlling dimensions) 0.021 0.013 14 0.032 0.395 ...

Page 8

SERIAL-INPUT, LATCHED SOURCE DRIVER 0.2992 0.2914 0.020 0.013 0.0926 0.1043 0.0040 7.60 7.40 0.51 0.33 2.65 2.35 NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing tolerance is non-cumulative. Dimensions in ...

Related keywords