TEA1062AN-D16-T UTC [Unisonic Technologies], TEA1062AN-D16-T Datasheet
TEA1062AN-D16-T
Related parts for TEA1062AN-D16-T
TEA1062AN-D16-T Summary of contents
Page 1
... Gain control adaptable to exchange supply. * Possibility to adjust the d.c. line voltage ORDERING INFORMATION Order Number Normal Lead Free TEA1062N-D16-T TEA1062NL-D16-T TEA1062N-S16-R TEA1062NL-S16-R TEA1062AN-D16-T TEA1062ANL-D16-T TEA1062AN-S16-R TEA1062ANL-S16-R www.unisonic.com.tw Copyright © 2009 Unisonic Technologies Co., Ltd LINEAR INTEGRATED CIRCUIT Lead-free: TEN1062NL/TEN1062ANL Halogen-free: TEN1062NG/TEN1062ANG ...
Page 2
... Gain adjustment; receiving amplifier Inverting microphone input On-inverting microphone input Current stabilizer Negative line terminal Receiving amplifier input Dual-tone multi-frequency input Mute input; TEA1062N high actived TEA1062AN low actived Positive supply decoupling Voltage regulator decoupling Automatic gain control input Slope (DC resistance) adjustment QW-R108-011.C ...
Page 3
... TEA1062N/TEA1062AN BLOCK DIAGRAM MIC+ 7 MIC DTMF 12 MUTE/MUTE SUPPLY AND REFERENCE UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw LINEAR INTEGRATED CIRCUIT CONTROL CURRENT CURRENT REFERENCE REG AGC STAB Fig. 2 Block Diagram GAR GAS1 3 GAS2 LOW VOLTAGE CIRCUIT 16 SLPE QW-R108-011 ...
Page 4
... EE External Resistor R VA Supply Current Supply Voltage TEA1062N Available for Peripheral Circuitry TEA1062AN MICROPHONE INPUTS MIC+ AND MIC- (PINS 6 AND 7) Input impedance (differential) Between MIC- and MIC+ Input impedance (sigle-ended) MIC- or MIC Common Mode Rejection Ratio Voltage Gain MIC+ or MIC ...
Page 5
... Gain Variation Of Receiving Amplifier Achievable By Varying R4 Between GAR And QR MUTE INPUT (PIN 12) Input Voltage(HIGH) Input Voltage(LOW) Input Current REDUCTION OF GAIN TEA1062N MIC+ Or MIC TEA1062AN Voltage Gain From DTMF To QR UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw LINEAR INTEGRATED CIRCUIT SYMBOL TEST CONDITIONS ∣Zi∣ =15mA, R7=68kΩ ...
Page 6
... TEA1062N/TEA1062AN ELECTRICAL CHARACTERISTICS(Cont.) PARAMETER AUTOMATIC GAIN CONTROL INPUT AGC ( PIN 15) Controlling The Gain From And The Gain From MIC+/MIC- to LN; R6 Between AGC And V EE Gain Control Range Highest Line Current For Maximum Gain Lowest Line Current For Minimum Gain UNISONIC TECHNOLOGIES CO ...
Page 7
... The cut-off frequency corresponds to the time constant R7*C6. MUTE INPUT (MUTE/MUTE) A LOW (UTC TEA1062N is HIGH) level at UTC TEA1062AN MUTE enables DTMF input and inhibited the microphone inputs and the receiving amplifier inputs; a HIGH (UTC TEA1062N is LOW) level or an open circuit does the reverse. Switching the mute input will cause negligible clicks at the telephone outputs and on the line. In case the line current drops below 6mA (parallal opration of more sets) the circuit is always in speech condition independant of the DC level applied to the MUTE/MUTE input ...
Page 8
... TEA1062N/TEA1062AN FUNCTIONAL DESCRIPTION(Cont.) RECEIVING AMPLIFIER (IR,QR AND GAR) The receiving amplifier has one input (IR) and a non-inverting output (QR). Earpiece arrangements are illustrated in Fig.11. The gain is typically 31dB (when R4=100kΩ). It can be adjusted between 20 and 31dB to match the sensitivity of the transducer in use. The gain is set with the value of R4 which is connected between GAR and QR ...
Page 9
... V EE The anti-sidetone network for the UTCTEA1062N/TEA1062AN family shown in Fig.4 attenuates the signl received from the line before it enters the receiving amplifier. The attenuation is almost constant over the whole audio frequency range. Fig.5 shows a convertional Wheatstone bridge anti-sidetone circuit that can be used as an alternative ...
Page 10
... TEA1062N/TEA1062AN Fig.9 Typical current Ip available from Vcc peripheral circuitry with Vcc≧2.2V. curve (a) is valid when the receiving amplifier is not driven or when MUTE =LOW (UTC TEA1062N is HIGH) .curve(b) is valid when MUTE=HIGH(UTC TEA1062N is LOW) and the receiving amplifier is driven; Vo(rms)=150mV,RL=150Ω.The supply possibilities can be increased simply by setting the voltage drop over the circuit VLN to a high value by means of resistor RVA connected between REG and SLPE ...
Page 11
... TEA1062N/TEA1062AN (a) (a) Dynamic earpiece. (b) Magnetic earpiece. The resistor marked(1) may be connected to prevent distortion(inductive load) (c) Piezoelectric earpiece. The earpiece marked(2) is required to increase the phase margin (capacitive load) →Gv (dB Fig. 12 Variation of gain with line current, with parameter. ...
Page 12
... BZW14 (x2) Fig.15 Typical application of the UTC TEA1062AN, shown here with a piezoelectric earpiece and DTMF dialling. The bridge to the left, the Zener diode and R10 limit the current into the circuit and the voltage across the circuit during line transients. Pulse dialling or register recall required a different protection arrangement. ...
Page 13
... TEA1062N/TEA1062AN UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury ...