ATMEGA644PV ATMEL [ATMEL Corporation], ATMEGA644PV Datasheet - Page 141

no-image

ATMEGA644PV

Manufacturer Part Number
ATMEGA644PV
Description
8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA644PV-10AQ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AQR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA644PV-10MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA644PV-20AU
Manufacturer:
Atmel
Quantity:
10 000
15.5.1
15.5.2
8011D–AVR–02/07
Force Output Compare
Compare Match Blocking by TCNT2 Write
according to operating mode set by the WGM22:0 bits and Compare Output mode (COM2x1:0)
bits. The max and bottom signals are used by the Waveform Generator for handling the special
cases of the extreme values in some modes of operation
Figure 14-10 on page 129
Figure 15-3. Output Compare Unit, Block Diagram
The OCR2x Register is double buffered when using any of the Pulse Width Modulation (PWM)
modes. For the Normal and Clear Timer on Compare (CTC) modes of operation, the double
buffering is disabled. The double buffering synchronizes the update of the OCR2x Compare
Register to either top or bottom of the counting sequence. The synchronization prevents the
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR2x Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCR2x Buffer Register, and if double buffering is dis-
abled the CPU will access the OCR2x directly.
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC2x) bit. Forcing compare match will not set the
OCF2x Flag or reload/clear the timer, but the OC2x pin will be updated as if a real compare
match had occurred (the COM2x1:0 bits settings define whether the OC2x pin is set, cleared or
toggled).
All CPU write operations to the TCNT2 Register will block any compare match that occurs in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR2x to be initial-
ized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is
enabled.
bottom
FOCn
top
OCRnx
shows a block diagram of the Output Compare unit.
Waveform Generator
WGMn1:0
=
(8-bit Comparator )
DATA BUS
ATmega164P/324P/644P
COMnX1:0
(”Modes of Operation” on page
TCNTn
OCFnx (Int.Req.)
OCnx
143).
141

Related parts for ATMEGA644PV