PXAG30KBA PHILIPS [NXP Semiconductors], PXAG30KBA Datasheet - Page 24

• Manufacturer Part Number: PXAG30KBA
• Description: XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
AC ELECTRICAL CHARACTERISTICS
V
AC ELECTRICAL CHARACTERISTICS (V
T
NOTES ON PAGE 23.
2002 Mar 25
External Clock
amb
Address Cycle
Code Read Cycle
Data Read Cycle
Data Write Cycle
Wait Input
DD
SYMBOL
SYMBOL
SYMBOL
SYMBOL
XA 16-bit microcontroller family
512 B RAM, watchdog, 2 UARTs
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
C
C
CHCX
CLCX
CLCH
CHCL
CRAR
LHLL
AVLL
LLAX
PLPH
LLPL
AVIVA
AVIVB
PLIV
PXIX
PXIZ
IXUA
RLRH
LLRL
AVDVA
AVDVB
RLDV
RHDX
RHDZ
DXUA
WLWH
LLWL
QVWX
WHQX
AVWL
UAWH
WTH
WTL
= 2.7 V to 5.5 V; T
= 0 to +70 C for commercial, –40 C to +85 C for industrial.
FIGURE
FIGURE
FIGURE
FIGURE
22
22
22
22
22
21
16
16
16
16
16
16
17
16
16
16
16
18
18
18
19
18
18
18
18
20
20
20
20
20
20
21
21
amb
= 0 to +70 C for commercial, –40 C to +85 C for industrial.
Oscillator frequency
All devices except PXAG30KFx
PXAG30KFx
T
Clock period and CPU timing cycle
Clock high time
Clock low time
Clock rise time
Clock fall time
Delay from clock rising edge to ALE rising edge
ALE pulse width (programmable)
Address valid to ALE de-asserted (set-up)
Address hold after ALE de-asserted
PSEN pulse width
ALE de-asserted to PSEN asserted
Address valid to instruction valid, ALE cycle (access time)
Address valid to instruction valid, non-ALE cycle (access time)
PSEN asserted to instruction valid (enable time)
Instruction hold after PSEN de-asserted
Bus 3-State after PSEN de-asserted (disable time)
Hold time of unlatched part of address after instruction latched
RD pulse width
ALE de-asserted to RD asserted
Address valid to data input valid, ALE cycle (access time)
Address valid to data input valid, non-ALE cycle (access time)
RD low to valid data in, enable time
Data hold time after RD de-asserted
Bus 3-State after RD de-asserted (disable time)
Hold time of unlatched part of address after data latched
WR pulse width
ALE falling edge to WR asserted
Data valid before WR asserted (data setup time)
Data hold time after WR de-asserted (Note 6)
Address valid to WR asserted (address setup time) (Note 5)
Hold time of unlatched part of address after WR is de-asserted
WAIT stable after bus strobe (RD, WR, or PSEN) asserted
WAIT hold after bus strobe (RD, WR, or PSEN) assertion
amb
= –40 C to +85 C
DD
PARAMETER
PARAMETER
PARAMETER
PARAMETER
= 4.5 V TO 5.5 V)
V
V
DD
DD
= 2.85 V to 5.5 V
= 2.7 V to 2.85 V
22
(V12 * t
(V13 * t
(V1 * t
(V2 * t
(V7 * t
(V8 * t
(V9 * t
(V10 * t
(V11 * t
(V11 * t
(V1 * t
(t
(t
(t
C
t
t
C
C
C
C
/2) – 10
MIN
MIN
1/f
/2) – 7
/2) – 7
VARIABLE CLOCK
VARIABLE CLOCK
10
* 0.5
* 0.4
0
0
0
0
0
0
0
C
C
C
C
C
C
C
C
C
C
C
) – 12
) – 10
) – 10
) – 10
) – 22
C
) – 6
) – 10
) – 22
) – 5
) – 7
) – 5
(V10 * t
(V3 * t
(V4 * t
(V2 * t
(V6 * t
(V5 * t
(V7 * t
t
t
MAX
MAX
C
C
30
30
25
46
5
5
C
C
C
– 8
C
C
C
– 8
C
) – 36
) – 29
) – 29
) – 36
) – 29
) – 29
) – 30
XA-G30
Product data
UNIT
UNIT
UNIT
UNIT
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns