COP87L84EK NSC [National Semiconductor], COP87L84EK Datasheet - Page 13

• Manufacturer Part Number: COP87L84EK
• Description: 8-Bit CMOS OTP Microcontrollers with 8k or 32k Memory, Comparator, and Single-slope A/D Capability
• Manufacturer: NSC [National Semiconductor]

Oscillator Circuits
Note 11: 3k
Control Registers
CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE/PLUS control register
contains the following bits:
PSW Register (Address X'00EF)
The PSW register contains the following select bits:
The Half-Carry flag is also affected by all the instructions that
affect the Carry flag. The SC (Set Carry) and R/C (Reset
Carry) instructions will respectively set or clear both the carry
Bit 7
Bit 7
T1C3
(k )
(k )
HC
TABLE 1. Crystal Oscillator Configuration, T
3.3
5.6
6.8
50 pF
R1
T1C3
T1C2
T1C1
T1C0
MSEL
IEDG
SL1 & SL0
HC
C
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload
T1ENA
EXPND
BUSY
EXEN
GIE
R
0
0
0
TABLE 2. RC Oscillator Configuration, T
C
C
T1C2
(M )
(pF)
100
100
R2
82
C
1
1
1
T1PNDA
R
200 pF
Half Carry Flag
Carry Flag
RA in mode 1, T1 Underflow in Mode 2, T1A
capture edge in mode 3)
Timer T1 Interrupt Enable for Timer Underflow
or T1A Input capture edge
External interrupt pending
MICROWIRE/PLUS busy shifting flag
Enable external interrupt
Global interrupt enable (enables interrupts)
200k
T1C1
Timer T1 mode control bit
Timer T1 mode control bit
Timer T1 mode control bit
Timer T1 Start/Stop control in timer
modes 1 and 2, T1 Underflow Interrupt
Pending Flag in timer mode 3
Selects G5 and G4 as MICROWIRE/PLUS
signals SK and SO respectively
External interrupt edge polarity select
(0 = Rising edge, 1 = Falling edge)
Select the MICROWIRE/PLUS clock divide
by (00 = 2, 01 = 4, 1x = 8)
(pF)
200 100–150
C1
CKI Freq
2.2 to 2.7
1.1 to 1.3
0.9 to 1.1
30
30
(MHz)
T1ENA
T1C0
30–36
30–36
(pF)
C2
EXPND
MSEL
(Continued)
Instr. Cycle
8.8 to 10.8
3.7 to 4.6
7.4 to 9.0
CKI Freq
(µs)
(MHz)
0.455
IEDG
10
BUSY
4
SL1
A
EXEN
Conditions
Conditions
V
V
V
A
= 25˚C
V
V
V
CC
CC
CC
CC
CC
CC
= 25˚C
= 5V
= 5V
= 5V
SL0
= 5V
= 5V
= 5V
Bit 0
Bit 0
GIE
13
flags. In addition to the SC and R/C instructions, ADC,
SUBC, RRC and RLC instructions affect the Carry and Half
Carry flags.
ICNTRL Register (Address X'00E8)
The ICNTRL register contains the following bits:
T2CNTRL Register (Address X'00C6)
The T2CNTRL control register contains the following bits:
T3CNTRL Register (Address X'00B6)
The T3CNTRL control register contains the following bits:
Bit 7
T2C3
Bit 7
T3C3
Bit 7
Rsvd
Rsvd
LPEN
T0PND
T0EN
µWPND
µWEN
T1PNDB Timer T1 Interrupt Pending Flag for T1B cap-
T1ENB
T2C3
T2C2
T2C1
T2C0
T2PNDA
T2ENA
T2PNDB
T2ENB
T3C3
T3C2
T3C1
T3C0
T3PNDA
T3ENA
T3PNDB
T3ENB
T2C2
T3C2
LPEN
This bit is reserved and must be zero
L Port Interrupt Enable (Multi-Input Wakeup/
Interrupt)
Timer T0 Interrupt pending
Timer T0 Interrupt Enable (Bit 12 toggle)
MICROWIRE/PLUS interrupt pending
Enable MICROWIRE/PLUS interrupt
ture edge
Timer T1 Interrupt Enable for T1B Input capture
edge
Timer T2 mode control bit
Timer T2 mode control bit
Timer T2 mode control bit
Timer
modes 1 and 2, T2 Underflow Interrupt Pend-
ing Flag in timer mode 3
Timer T2 Interrupt Pending Flag (Autoreload
RA in mode 1, T2 Underflow in mode 2, T2A
capture edge in mode 3)
Timer T2 Interrupt Enable for Timer Underflow
or T2A Input capture edge
Timer T2 Interrupt Pending Flag for T2B cap-
ture edge
Timer T2 Interrupt Enable for Timer Underflow
or T2B Input capture edge
Timer T3 mode control bit
Timer T3 mode control bit
Timer T3 mode control bit
Timer
modes 1 and 2, T3 Underflow Interrupt Pend-
ing Flag in timer mode 3
Timer T3 Interrupt Pending Flag (Autoreload
RA in mode 1, T3 Underflow in mode 2, T3A
capture edge in mode 3)
Timer T3 Interrupt Enable for Timer Underflow
or T3A Input capture edge
Timer T3 Interrupt Pending Flag for T3B cap-
ture edge
Timer T3 Interrupt Enable for Timer Underflow
or T3B Input capture edge
T2C1
T3C1
T0PND
T2C0
T3C0
T2
T3
T0EN
T2PNDA
T3PNDA
Start/Stop
Start/Stop
µWPND
T2ENA
T3ENA
µWEN
control
control
T2PNDB
T3PNDB
T1PNDB
www.national.com
in
in
T2ENB
T3ENB
T1ENB
timer
timer
Bit 0
Bit 0
Bit 0