LMC2626IM NSC [National Semiconductor], LMC2626IM Datasheet - Page 4

• Manufacturer Part Number: LMC2626IM
• Description: CMOS LDOR/Buffer Chip for Row Inversion Flat Panel Display Systems
• Manufacturer: NSC [National Semiconductor]

AC Electrical Characteristics
Unless otherwise specified all limits guaranteed for T
circuit Conditions that deviate from those shown in the test circuit are listed in the conditions column
Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur Operating ratings indicate conditions the device is intended
to be functional but device parameter specifications may not be guaranteed under these conditions For guaranteed specifications and test conditions see
the Electrical Characteristics
Note 2 The typical junction-ambient thermal resistance of the molded plastic SO(M) package is 155 C W Therefore the maximum current for the buffer and
voltage regulator are limited to the maximum total power dissipation that the package can allow in order to keep the die comfortably below the maximum
operating junction temperature of 125 C
Note 3 The settling time of the Power Buffer is mostly dependent upon the TFT effective series RC load The measurement of the settling time is taken for the
application when driving an all black display The number in the datasheet reflects a series RC load (R
Note 4 Human Body Model 100 pF and 1 5 kX Machine Model 0X
Note 5 The precision of the P5V supply determines the output voltage swing precision of the buffer for very small loads The operating range of P5V in this
datasheet assumes a
Note 6 This capacitance is dominated by the ESD protection zeners connected to the SYNC pin
Note 7 It is important to understand that the load current of the low drop-out voltage regulator must not drop below 2 mA Otherwise the internal error
amplifier will not have sufficient drive capability to the large series pass transistor If load requirements from the FPD system is less than 2 mA an external pre-
Ioad resistor must be connected from V
Note 8 The thermal shutdown mode of the voltage regulator and the system shutdown mode are identical When either of the two functions are enabled two
results occur The pass transistor of the voltage regulator is shut off and The V
switching regulator
Note 9 Typical values represent the most likely parametric norm
Note 10 The typical closed loop voltage gain of the low drop-out voltage regulator is 3 44(10 7 dB)
Note 11 The minimum load current of the voltage regulator is a specific parameter used to guarantee that the regulated output voltage of the LDO regulator
stays within the limits specified in the datasheet for 1 216V
output voltage limits of the voltage regulator and V
the minimum load current needed
Symbol
t
s(OUT)
Settling Time for V
g
4% error in V
Parameter
OUT
SH
p-p such that the total error of the signal at the output of the buffer never exceeds
to ground in order to satisfy the previously mentioned load requirements
OUT
REF
voltage range must be carefully determined by characterizing the change in regulated output voltage at
To 98% p-p V
V
k
IN
V
REF k
e
Conditions
A
5V (see Note 3)
e
1 242V For applications requiring minimum load current less than 20 mA regulated
27 C V
OUT
4
REF
pin of the LMC2626 is pulled up to the V
IN
e e
P5V
Min
e
5V Other conditions are shown in the test
e
6 8X and C
(Note 9)
Typ
e
IN
0 22 mF)
supply to shutdown the LM2625
g
5%
Max
5 0
Units
ms