X5165 XICOR [Xicor Inc.], X5165 Datasheet - Page 5

• Manufacturer Part Number: X5165
• Description: CPU Supervisor with 16Kbit SPI EEPROM
• Manufacturer: XICOR [Xicor Inc.]

X5163/X5165 – Preliminary Information
Figure 4. Sample V
SPI SERIAL MEMORY
The memory portion of the device is a CMOS Serial
EEPROM array with Xicor’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software proto-
col allowing operation on a simple four-wire bus.
The device utilizes Xicor’s proprietary Direct Write
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input,
with data being clocked in on the rising edge of SCK.
CS must be LOW during the entire operation.
All instructions (Table 1), addresses and data are
transferred MSB first. Data input on the SI line is
latched on the first rising edge of SCK after CS goes
LOW. Data is output on the SO line by the falling edge
of SCK. SCK is static, allowing the user to stop the
clock and then start it again to resume operations
where left off.
REV 1.1 3/5/01
V
TRIP
Adj.
Program
TRIP
Reset Circuit
4.7K
+
NC
www.xicor.com
1
2
3
4
™
X5163/65
Write Enable Latch
The device contains a Write Enable Latch. This latch
must be SET before a Write Operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid Write Cycle.
Status Register
The RDSR instruction provides access to the Status
Register. The Status Register may be read at any time,
even during a Write Cycle. The Status Register is for-
matted as follows:
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
WPEN
8
7
6
5
10K
7
FLB
6
10K
WD1 WD0 BL1
Characteristics subject to change without notice.
5
NC
NC
4
4.7K
3
RESET
BL0
2
Reset V
Test V
Set V
TRIP
WEL WIP
TRIP
1
TRIP
V
P
5 of 21
0