X5001 XICOR [Xicor Inc.], X5001 Datasheet - Page 2

• Manufacturer Part Number: X5001
• Description: CPU Supervisor
• Manufacturer: XICOR [Xicor Inc.]

X5001
PIN DESCRIPTION
Figure 1. PIN CONFIGURATION
(SOIC/PDIP)
PIN
1
2
5
6
3
4
8
7
CS/WDI
RESET
3-5,10-12
TSSOP
V
SO
PIN
CC
14
13
1
2
8
9
6
7
8 Lead TSSOP
1
2
3
4
CS/WDI
RESET
Name
SCK
V
V
V
SO
NC
SI
PE
SS
CC
8
7
6
5
Chip Select Input. CS HIGH, deselects the device and the SO output pin is at
a high impedance state. Unless a nonvolatile write cycle is underway, the de-
vice will be in the standby power mode. CS LOW enables the device, placing it
in the active power mode. Prior to the start of any operation after power up, a
HIGH to LOW transition on CS is required
Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watch-
dog timer. The absence of a HIGH to LOW transition within the watchdog time-
out period results in RESET/RESET going active.
Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data
out on this pin. The falling edge of the serial clock (SCK) clocks the data out.
Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and
memory data on this pin. The rising edge of the serial clock (SCK) latches the
input data. Send all opcodes (Table 1), addresses and data MSB first.
Serial Clock. The Serial Clock controls the serial bus timing for data input and
output. The rising edge of SCK latches in the opcode, address, or watchdog
bits present on the SI pin. The falling edge of SCK changes the data output on
the SO pin.
V
valid programmed level. To readjust the V
be pulled to a high voltage (15-18V).
Ground
Supply Voltage
Reset Output . RESET is an active LOW, open drain output which goes active
whenever Vcc falls below the minimum Vcc sense level. It will remain active un-
til Vcc rises above the minimum Vcc sense level for 200ms. RESET goes active
if the Watchdog Timer is enabled and CS/WDI remains either HIGH or LOW
longer than the selectable Watchdog time-out period. A falling edge of CS/WDI
will reset the Watchdog Timer. RESET goes active on power up at 1V and re-
mains active for 200ms after the power supply stabilizes.
No internal connections
TRIP
SCK
SI
V SS
V
PE
Program Enable. When V
2
CS/WDI
V SS
V
SO
PE
8 Lead SOIC/PDIP
PE
1
2
3
4
Function
is LOW, the V
TRIP
8
7
6
5
level, requires that the VPE pin
TRIP
RESET
V CC
SCK
SI
point is fixed at the last