WM8711L_11 WOLFSON [Wolfson Microelectronics plc], WM8711L_11 Datasheet
WM8711L_11
Related parts for WM8711L_11
WM8711L_11 Summary of contents
Page 1
Internet Audio DAC with Integrated Headphone Amplifier DESCRIPTION The WM8711L is a low power stereo DAC with an integrated headphone driver. The WM8711L is designed specifically for portable MP3 audio and speech players. The WM8711L is also ideal for ...
Page 2
WM8711L DESCRIPTION ....................................................................................................... 1 FEATURES ............................................................................................................ 1 APPLICATIONS .................................................................................................... 1 BLOCK DIAGRAM ................................................................................................ 1 TABLE OF CONTENTS ......................................................................................... 2 PIN CONFIGURATION .......................................................................................... 3 ORDERING INFORMATION .................................................................................. 3 PIN DESCRIPTION ................................................................................................ 4 ABSOLUTE MAXIMUM RATINGS ........................................................................ 5 RECOMMENDED OPERATING CONDITIONS ..................................................... ...
Page 3
Production Data PIN CONFIGURATION RLINEIN 24 LLINEIN MODE 25 CSB 26 SDIN 27 SCLK ORDERING INFORMATION TEMPERATURE DEVICE RANGE o WM8711LGEFL -25 ...
Page 4
WM8711L PIN DESCRIPTION 28 LEAD NAME QFN 5 DBVDD 6 CLKOUT 7 BCLK 8 DACDAT 9 DACLRC HPVDD 13 LHPOUT 14 RHPOUT 15 HPGND 16 LOUT 17 ROUT 18 AVDD 19 AGND 20 VMID ...
Page 5
Production Data ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical ...
Page 6
WM8711L ELECTRICAL CHARACTERISTICS Test Conditions AVDD, HPVDD, DBVDD = 1.8V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T unless otherwise stated. PARAMETER Digital Logic Levels (CMOS Levels) Input LOW level Input HIGH level Output LOW Output HIGH Power ...
Page 7
Production Data Test Conditions AVDD, HPVDD, DBVDD = 1.8V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T unless otherwise stated. PARAMETER Total Harmonic Distortion Power Supply Rejection Ratio Programmable Gain Programmable Gain Step Size Mute attenuation TERMINOLOGY 1. ...
Page 8
WM8711L POWER CONSUMPTION MODE DESCRIPTION DAC Playback, oscillator 0 and CLKOUT enabled DAC Playback, using 0 external MCLK Standby 0 Power Down 1 Table 1 Powerdown Mode Current Consumption Examples Notes +25 C. Slave Mode, fs ...
Page 9
Production Data HEADPHONE SNR VS AVDD 24-bit data; DCVDD=1.5V; DBVDD=1.8V; Load=32Ohm; fs=44.1kHz; Output=-5dBFS (sine) SNR vs AVDD (DAC Playback to Headphone 1.5 2 ANALOGUE SUPPLY CURRENT VS AVDD 24-bit data; ...
Page 10
WM8711L MASTER CLOCK TIMING MCLK Figure 1 System Clock Timing Requirements Test Conditions AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T unless otherwise stated. PARAMETER System Clock Timing Information MCLK System clock pulse ...
Page 11
Production Data DIGITAL AUDIO INTERFACE – SLAVE MODE BCLK (Input) DACLRC (Input) DACDAT Figure 3 Digital Audio Data Timing – Slave Mode Test Conditions AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T unless ...
Page 12
WM8711L Test Conditions AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T unless otherwise stated. PARAMETER Program Register Input Information SCLK rising edge to CSB rising edge SCLK pulse cycle time SCLK pulse width ...
Page 13
Production Data DEVICE DESCRIPTION INTRODUCTION The WM8711L is a low power audio DAC designed specifically for portable audio products. Its features, performance and low power consumption make it ideal for portable MP3, CD and mini-disc players. The WM8711L includes line ...
Page 14
WM8711L AUDIO SIGNAL PATH DAC FILTERS The DAC filters perform true 24 bit signal processing to convert the incoming digital audio data from the digital audio interface at the specified sample rate to multi-bit oversampled data for processing by the ...
Page 15
Production Data DAC The WM8711L employs a multi-bit sigma delta oversampling digital to analogue converter. The scheme for the converter is illustrated in Figure 7. Figure 7 Multi-Bit Oversampling Sigma Delta Schematic The DAC converts the multi-level digital audio data ...
Page 16
WM8711L The software control for the line outputs is shown in Table 3. REGISTER ADDRESS 0000100 Analogue Audio Path Control Table 3 Output Software Control The recommended external components are shown in Figure 9. LINEOUT Figure 9 Line Outputs Application ...
Page 17
Production Data The scheme of the circuit is shown in Figure 10. FROM DAC VIA LINEOUT Figure 10 Headphone Amplifier Schematic LHPOUT and RHPOUT volumes can be independently adjusted under software control using the LHPVOL[6:0] and RHPVOL[6:0] bits respectively of ...
Page 18
WM8711L The software control is given in Table 4. REGISTER ADDRESS 0000010 Left Headphone Out 0000011 Right Headphone Out Table 4 Headphone Output Software Control w BIT LABEL DEFAULT 6:0 LHPVOL[6:0] 1111001 ( 0dB ) 7 LZCEN 0 8 LRHPBOTH ...
Page 19
Production Data The recommended external components required to complete the application are shown in Figure 11. HPOUT Figure 11 Headphone Output Application Drawing Recommended values are C1 = 220uF (10V electrolytic 47k C1 forms a DC blocking capacitor ...
Page 20
WM8711L CLOCKING SCHEMES In a typical digital audio system there is only one central clock source producing a reference clock to which all audio data processing is synchronised. This clock is often referred to as the audio system’s Master Clock. ...
Page 21
Production Data CLOCKOUT The Core Clock is internally buffered and made available externally to the audio system on the CLKOUT output pin. CLKOUT provides a replication of the Core Clock, but buffered as suitable for driving external loads. There is ...
Page 22
WM8711L There are four digital audio interface formats accommodated by the WM8711L. These are shown in the figures below. Refer to the Electrical Characteristic section for timing information. Left Justified mode is where the MSB is available on the first ...
Page 23
Production Data Right Justified mode is where the LSB is available on the rising edge of BCLK preceding a DACLRC transition, yet MSB is still transmitted first. DACLRC BCLK DACDAT 1 MSB Figure 15 Right Justified Mode In DSP/PCM mode, ...
Page 24
WM8711L Figure 17 DSP/PCM Mode Audio Interface (mode B, LRP=0) In all modes DACLRC must always change on the falling edge of BCLK, refer to Figures 13,14,15 and 16. Operating the digital audio interface in DSP mode allows ease of ...
Page 25
Production Data To accommodate system timing requirements the interpretation of BCLK maybe inverted, this is controlled via the software shown in Table 8. This is especially appropriate for DSP mode. REGISTER ADDRESS 0000111 Digital Audio Interface Format Table 8 Digital ...
Page 26
WM8711L MASTER AND SLAVE MODE OPERATION The WM8711L can be configured as either a master or slave mode device master mode device the WM8711L controls sequencing of the data and clocks on the digital audio interface ...
Page 27
Production Data AUDIO DATA SAMPLING RATES The WM8711L provides for two modes of operation (normal and USB) to generate the required DAC sampling rates. Normal and USB modes are programmed under software control according to the table below. In Normal ...
Page 28
WM8711L The table below should be used to set up the device to work with the various sample rate combinations. Refer to Digital Filter Characteristics section for an explanation of the different filter types. SAMPLING RATE (Note 1) Table 11 ...
Page 29
Production Data 128/192FS NORMAL MODE The Normal Mode sample rates are designed for standard 256fs and 384fs MCLK rates. However the WM8711L is also capable of being clocked from a 128/192fs MCLK for application over limited sampling rates as shown ...
Page 30
WM8711L The exact sample rates supported for all combinations are defined by the relationships in Table 15 below. TARGET SAMPLING RATE kHz 8 32 44.1 48 88.2 96 Table 15 USB Mode Actual Sample Rates ACTIVATING DSP AND DIGITAL AUDIO ...
Page 31
Production Data 3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE The WM8711L can be controlled using a 3-wire serial interface. SDIN is used for the program data, SCLK is used to clock in the program data and CSB is use to latch ...
Page 32
WM8711L Once the WM8711L has acknowledged a correct address, the controller will send eight data bits (bits B[15]-B[8]). WM8711L will then acknowledge the sent data by pulling SDIN low for one clock pulse. The controller will then send the remaining ...
Page 33
Production Data DACPD: Powers down the DAC and DAC Digital Filters. If this is done dynamically then audible pops will result unless the following guidelines are followed. In order to prevent pops, the DAC should first be soft-muted (DACMU), the ...
Page 34
WM8711L REGISTER MAP The complete register map is shown in Table 23. The detailed description can be found in the relevant text of the device description. There are 8 registers with 9 bits per register. These can be controlled using ...
Page 35
Production Data REGISTER ADDRESS 0000011 Right Headphone Out 0000100 Audio Path Control 0000101 Digital Audio Path Control 0000110 Power Down Control w BIT LABEL DEFAULT 6:0 RHPVOL 1111001 [6:0] ( 0dB ) 7 RZCEN 0 8 RLHPBOTH 0 3 BYPASS ...
Page 36
WM8711L REGISTER ADDRESS 0000111 Digital Audio Interface Format w BIT LABEL DEFAULT 1:0 FORMAT[1:0] 10 3:2 IWL[1: LRP 0 5 LRSWAP BCLKINV 0 Production Data DESCRIPTION Audio Data Format Select 11 = DSP ...
Page 37
Production Data REGISTER ADDRESS 0001000 Sampling Control 0001001 Active Control 0001111 Reset Register Table 23 Register Map Description Note: All other bits not explicitly defined in the register table should be set to zero unless specified otherwise. w BIT LABEL ...
Page 38
WM8711L DIGITAL FILTER CHARACTERISTICS The DAC employ different digital filters. There are 4 types of digital filter, called Type and 3. The performance of Types 0 and 1 is listed in the table below, the responses of ...
Page 39
Production Data 0 -20 -40 -60 -80 -100 0 0.5 1 1.5 Frequency (Fs) Figure 24 DAC Digital Filter Frequency Response–Type 1 0 -20 -40 -60 -80 -100 0 0.5 1 1.5 Frequency (Fs) Figure 26 DAC Digital Filter Frequency ...
Page 40
WM8711L DIGITAL DE-EMPHASIS CHARACTERISTICS -10 0 2000 4000 6000 8000 Frequency (Fs) Figure 30 De-Emphasis Frequency Response (32kHz -10 0 5000 10000 Frequency (Fs) Figure 32 De-Emphasis Frequency Response (44.1kHz) ...
Page 41
Production Data RECOMMENDED EXTERNAL COMPONENTS Figure 36 External Components Diagram w WM8711L PD, Rev 4.5, August 2011 41 ...
Page 42
WM8711L PACKAGE DIMENSIONS FL: 28 PIN QFN PLASTIC PACKAGE 5 CORNER D2 TIE BAR B D2 EXPOSED 6 GROUND PADDLE BOTTOM VIEW (A3 SEATING PLANE ...
Page 43
... Wolfson’s approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner. Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. ...
Page 44
WM8711L REVISION HISTORY DATE REV ORIGINATOR 30/08/10 4.5 SS 23/02/11 4.5 JMacD 05/05/11 4.5 JMacD w CHANGES Added Table 26 Digital Filter Group Delays WM8711SEDS and WM8711SEDS/R obsolete. All references to SEDS and SSOP removed from datasheet. WM8711GEFL and WM8711GEFL/R ...