ADUM1410 AD [Analog Devices], ADUM1410 Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
ADUM1410
Manufacturer Part Number
ADUM1410
Description
Quad-Channel Digital Isolators
Manufacturer
AD [Analog Devices]
Datasheet
1.ADUM1410.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUM1410ARWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUM1410BRW
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUM1410BRWZ
Manufacturer:
ADI
Quantity:
329
Part Number:
ADUM1410BRWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUM1410BRWZ-RL
Manufacturer:
MK
Quantity:
6 222
Parameter
1
2
3
4
5
6
7
8
9
10
All voltages are relative to their respective ground.
The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
t
measured from the 50% level of the rising edge of the V
t
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
CM
that can be sustained while maintaining V
magnitude is the range over which the common mode is slewed.
Input enable time is the duration from when V
transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the
much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V
until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL logic state (See Table 10).
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.
See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through
Figure 15 for total V
within the recommended operating conditions.
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current
for a given data rate.
PHL
PSK
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information
H
is the magnitude of the worst-case difference in t
propagation delay is measured from the 50% level of the falling edge of the V
Input Dynamic Supply Current per Channel
Output Dynamic Supply Current per Channel
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
Input Disable Time
5 V Operation
3 V Operation
5 V Operation
3 V Operation
DD1
and V
9
DD2
supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
DISABLE
is set low until the output states are guaranteed to match the input states in the absence of any input data logic
10
PHL
10
or t
Ix
signal to the 50% level of the rising edge of the V
PLH
Symbol
t
I
I
DDI (D)
DDI (D)
DISABLE
that is measured between units at the same operating temperature, supply voltages, and output load
Rev. E | Page 9 of 20
Min
Ix
signal to the 50% level of the falling edge of the V
Typ
5.0
0.12
0.07
0.04
0.02
O
> 0.8 V
ADuM1410/ADuM1411/ADuM1412
DD2
Ox
Max Unit
. CM
signal.
L
mA/Mbps
mA/Mbps
is the maximum common-mode voltage slew rate
μs
mA/Mbps
mA/Mbps
Test Conditions
V
IA
, V
Ox
IB
, V
signal. t
IC
, V
ID
PLH
= 0 or V
propagation delay is
DISABLE
DD1
is set high