AT89C52-12AC ATMEL Corporation, AT89C52-12AC Datasheet - Page 11

• Manufacturer Part Number: AT89C52-12AC
• Description: 8-Bit Microcontroller with 8K Bytes Flash
• Manufacturer: ATMEL Corporation

Oscillator Characteristics
XTAL1 and XTAL2 are the input and output, respectively,
of an inverting amplifier that can be configured for use as
an on-chip oscillator, as shown in Figure 7. Either a quartz
crystal or ceramic resonator may be used. To drive the
device from an external clock source, XTAL2 should be left
unconnected while XTAL1 is driven, as shown in Figure 8.
There are no requirements on the duty cycle of the external
clock signal, since the input to the internal clocking circuitry
is through a divide-by-two flip-flop, but minimum and maxi-
mum voltage high and low time specifications must be
observed.
Idle Mode
In idle mode, the CPU puts itself to sleep while all the on-
chip peripherals remain active. The mode is invoked by
software. The content of the on-chip RAM and all the spe-
cial functions registers remain unchanged during this
mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware
reset, the device normally resumes program execution
from where it left off, up to two machine cycles before the
internal reset algorithm takes control. On-chip hardware
inhibits access to internal RAM in this event, but access to
the port pins is not inhibited. To eliminate the possibility of
an unexpected write to a port pin when idle mode is termi-
nated by a reset, the instruction following the one that
invokes idle mode should not write to a port pin or to exter-
nal memory.
Power Down Mode
In the power down mode, the oscillator is stopped, and the
instruction that invokes power down is the last instruction
executed. The on-chip RAM and Special Function Regis-
ters retain their values until the power down mode is termi-
nated. The only exit from power down is a hardware reset.
Reset redefines the SFRs but does not change the on-chip
RAM. The reset should not be activated before V
Status of External Pins During Idle and Power Down Modes
Mode
Idle
Idle
Power Down
Power Down
Program Memory
Internal
External
Internal
External
ALE
CC
1
1
0
0
is
PSEN
restored to its normal operating level and must be held
active long enough to allow the oscillator to restart and sta-
bilize.
Figure 7. Oscillator Connections
Note:
Figure 8. External Clock Drive Configuration
1
1
0
0
C1, C2 = 30 pF
OSCILLATOR
EXTERNAL
PORT0
Float
Float
Data
Data
SIGNAL
NC
= 40 pF
C2
C1
PORT1
Data
Data
Data
Data
10 pF for Crystals
10 pF for Ceramic Resonators
Address
PORT2
XTAL2
XTAL1
GND
Data
Data
Data
XTAL2
XTAL1
GND
PORT3
Data
Data
Data
Data
4-71