93C56A Microchip Technology, 93C56A Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
93C56A
Manufacturer Part Number
93C56A
Description
2K 5.0V Automotive Temperature Microwire Serial EEPROM
Manufacturer
Microchip Technology
Datasheet
1.93C56A.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
93C56A
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
93C56A-E/MS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56A-E/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56A-I/MS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56AM8
Manufacturer:
NS/国半
Quantity:
20 000
3.8
The WRITE instruction is followed by 8-bits (93C56A)
16-bits (93C56B) of data which are written into the
specified address. After the last data bit is clocked into
the DI pin, the self-timed auto-erase and programming
cycle begins.
The DO pin indicates the READY/BUSY status of the
device, if CS is brought high after a minimum of 250 ns
low (T
DO at logical “0” indicates that programming is still in
progress. DO at logical “1” indicates that the register at
the specified address has been written with the data
specified and the device is ready for another instruc-
tion.
FIGURE 3-7:
FIGURE 3-8:
CLK
1998 Microchip Technology Inc.
CLK
DO
CS
DO
DI
CS
DI
CSL
WRITE
) and before the entire write cycle is complete.
1
WRITE TIMING
1
WRAL TIMING
HIGH-Z
HIGH-Z
0
0
0
1
0
An
1
•••
A0
X
Preliminary
•••
Dx
X
•••
3.9
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
The WRAL cycle is completely self-timed and com-
mences at the rising clock edge of the last data bit.
Clocking of the CLK pin is not necessary after the
device has entered the WRAL cycle. The WRAL com-
mand does include an automatic ERAL cycle for the
device. Therefore, the WRAL instruction does not
require an ERAL instruction but the chip must be in the
EWEN status.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (T
Dx
D0
CSL
T
•••
CSL
Write All (WRAL)
).
D0
Twc
BUSY
T
T
CSL
SV
T
WL
BUSY
T
READY
SV
93C56A/B
READY
HIGH-Z
DS21206B-page 7
HIGH-Z
T
CZ
T
CZ