M95256-RBN6T ST Microelectronics, M95256-RBN6T Datasheet
M95256-RBN6T
Related parts for M95256-RBN6T
M95256-RBN6T Summary of contents
Page 1
... Erase/Write Cycles (minimum) 40 Year Data Retention (minimum) DESCRIPTION These SPI-compatible electrically programmable memory (EEPROM) devices are organized as 32K x 8 bits (M95256) and 16K x 8 bits (M95128), and operate down to 2.7 V (for the Table 1. Signal Names C Serial Clock D Serial Data Input ...
Page 2
... D Note Not Connected -V version), 2.5 V (for the -W version), and down to 1.8 V (for the -R version of each device). The M95256 and M95128 are available in Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline packages. Each memory device is accessed by a simple V CC serial interface that is SPI bus compatible ...
Page 3
... W pin pulling low the W pin after setting the SRWD bit. The only way to abort the Hardware Protected Mode, once entered pull high the W pin pin is permanently tied to the high level, the Hardware Protected Mode is never activated, and M95256, M95128 M95xxx S AI01958C 3/21 ...
Page 4
... HOLD pin is low. To restart communication with the device necessary both to remove the hold condition (by taking HOLD high) and to select the memory (by taking S low). Table 3. Write Protection Control on the M95256 and M95128 SRWD W Mode Bit ...
Page 5
... Counter Note: 1. The cell An represents the byte at the highest address in the memory HOLD ACTIVE High Voltage Generator I/O Shift Register Data Register Bytes 0000h X Decoder M95256, M95128 HOLD ACTIVE AI02029B Status Register Size of the An Read only area of the EEPROM 003Fh AI02030B ...
Page 6
... M95256, M95128 Table 4. Instruction Set Instruc Description tion WREN Set Write Enable Latch WRDI Reset Write Enable Latch RDSR Read Status Register WRSR Write Status Register READ Read Data from Memory Array WRITE Write Data to Memory Array Table 5. Status Register Format ...
Page 7
... After power on, the microcontroller can be instructed to write the protected data into the INSTRUCTION STATUS REG MSB HIGH IMPEDANCE M95256, M95128 Array Addresses Protected M95256 M95128 none none 3000h - 3FFFh 2000h - 3FFFh 0000h - 3FFFh AI02282 ( 7/21 ...
Page 8
... Device M95256 Address Bits A14-A0 Note: 1. b15 is Don’t Care on the M95256 series. b15 and b14 are Don’t Care on the M95128 series. appropriate area of the memory. When it has finished, the appropriate values are written to the BP1, BP0 and SRWD bits, thereby putting the device in the hardware protected mode ...
Page 9
... BIT ADDRESS DATA BYTE M95256, M95128 DATA BYTE DATA BYTE ...
Page 10
... M95256, M95128 bytes of instruction and address, and one byte of data. Chip Select (S) must remain low throughout the operation, as shown in Figure 11. The product must be deselected just after the eighth bit of the data byte has been latched in, otherwise the write process is cancelled. As soon as the memory device is deselected, the self-timed internal write cycle is initiated ...
Page 11
... 0.15 mA –2 mA –2 mA –0.4 mA –0.4 mA –0.1 mA M95256, M95128 Min MHz MHz MHz MHz MHz 2 ...
Page 12
... Write Time W WC Note Value guaranteed by characterization, not 100% tested in production. 12/ Parameter T A Min D.C. 100 M95256 / M95128 =4 =4 70° =-40 to 125°C A -40 to 85°C Max Min Max 5 D. 200 90 200 200 ...
Page 13
... 70° –40 to 85°C Min D. 100 M95256, M95128 M95256-W / M95256-R / M95128-W M95128 2.5 to 5.5 V 1 70° 70° –40 to 85°C or –20 to 85°C Max Min Max ...
Page 14
... M95256, M95128 Figure 14. Serial Input Timing S tCHSL C tDVCH D HIGH IMPEDANCE Q Figure 15. Hold Timing HOLD Figure 16. Output Timing S C tCLQX Q ADDR.LSB IN D 14/21 tSLCH tCHSH tCHDX tCLCH MSB IN tDLDH tDHDL tHLCH tCHHL tCHHH tHLQZ tCH tCLQV tSHSL tSHCH tCHCL LSB IN AI01447 ...
Page 15
... Table 13. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office. – range 4 5.5 V only. CC M95256, M95128 Option T Tape and Reel Packing Temperature Range 1 0 ° ° –20 ° °C 6 – ...
Page 16
... M95256, M95128 Table 14. PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame Symb. Typ 7. 2. Figure 17. PSDIP8 (BN) B Note: 1. Drawing is not to scale. 16/21 mm Min. Max. 3.90 5.90 0.49 – 3.30 5.30 0.36 0.56 1.15 1.65 0.20 0.36 9.20 9.90 – – 6.00 6.70 – – 7.80 – 10.00 3.00 3. inches Typ ...
Page 17
... Min. Max. 1.35 1.75 0.10 0.25 0.33 0.51 0.19 0.25 4.80 5.00 3.80 4.00 – – 5.80 6.20 0.25 0.50 0.40 0.90 0° 8° M95256, M95128 inches Typ. Min. 0.053 0.004 0.013 0.007 0.189 0.150 0.050 – 0.228 0.010 0.016 0° 45˚ Max. 0.069 0.010 0.020 0.010 0.197 0.157 – 0.244 0.020 0.035 8° ...
Page 18
... M95256, M95128 Table 16. SO8 - 8 lead Plastic Small Outline, 200 mils body width Symb. Typ 0. 1. Figure 19. SO8 wide (MW SO-b Note: 1. Drawing is not to scale. 18/21 mm Min. Max. 2.03 0.10 0.25 1.78 0.35 0.45 – – 5.15 5.35 5.20 5.40 – – 7.70 8.10 0.50 0.80 0° 10° inches Typ ...
Page 19
... Min. Max. 1.10 0.05 0.15 0.85 0.95 0.19 0.30 0.09 0.20 4.90 5.10 6.25 6.50 4.30 4.50 – – 0.50 0.70 0° 8° M95256, M95128 inches Typ. Min. 0.002 0.033 0.007 0.004 0.193 0.246 0.169 0.026 – 0.020 0° 14 DIE TSSOP Max. 0.043 0.006 0.037 0.012 0.008 0.197 0.256 0.177 – 0.028 8° 0.003 ...
Page 20
... Table 18. Revision History Date New -V voltage range added (including the tables for DC characteristics, AC characteristics, and 17-Nov-1999 ordering information). New -V voltage range extended to M95256 (including AC characteristics, and ordering 07-Feb-2000 information). 22-Feb-2000 tCLCH and tCHCL, for the M95xxx-V, changed from 1us to 100ns 15-Mar-2000 -V voltage range changed to 2 ...
Page 21
... Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - © 2000 STMicroelectronics - All Rights Reserved All other names are the property of their respective owners. STMicroelectronics GROUP OF COMPANIES Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com M95256, M95128 21/21 ...