M24M01 STMicroelectronics, M24M01 Datasheet - Page 2

no-image

M24M01

Manufacturer Part Number
M24M01
Description
1 Mbit Serial IC Bus EEPROM
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24M01
Manufacturer:
ENE
Quantity:
200
Part Number:
M24M01-DFCS6TP/K
Manufacturer:
ST
Quantity:
8 000
Part Number:
M24M01-DFCS6TP/K
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24M01-DFCS6TP/K
0
Company:
Part Number:
M24M01-DFCS6TP/K
Quantity:
2 500
Part Number:
M24M01-DFDW6TP
Manufacturer:
ST
0
Part Number:
M24M01-DFDW6TP
0
Part Number:
M24M01-DFMN6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24M01-DFMN6TP
Quantity:
7 500
Part Number:
M24M01-DWMN3TP/K
Manufacturer:
SMARTEC
Quantity:
3 000
Part Number:
M24M01-HRMN6TP
Manufacturer:
NS
Quantity:
1 524
Part Number:
M24M01-HRMN6TP
Manufacturer:
ST
0
Part Number:
M24M01-HRMN6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24M01-HRMN6TP
Quantity:
10 000
Company:
Part Number:
M24M01-HRMN6TP
Quantity:
7 500
Part Number:
M24M01-RCS6TP/A
Manufacturer:
SAMSUNG
Quantity:
17 600
Part Number:
M24M01-RCS6TP/A
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M24M01-RCS6TP/A
Quantity:
6 700
Part Number:
M24M01-RDW6TP
Manufacturer:
ST
0
Part Number:
M24M01-RDW6TP
Manufacturer:
ST
Quantity:
150
M24M01
SUMMARY DESCRIPTION
The M24M01 is a 1 Mbit (131,072 x 8) electrically
erasable programmable memory (EEPROM) ac-
cessed by an I
Figure 2. Logic Diagram
Table 1. Signal Names
These devices are compatible with the I
ry protocol. This is a two wire serial interface that
uses a bi-directional data bus and serial clock. The
devices carry a built-in 4-bit Device Type Identifier
code (1010) in accordance with the I
tion.
The device behaves as a slave in the I
with all memory operations synchronized by the
serial clock. Read and Write operations are initiat-
ed by a Start condition, generated by the bus mas-
ter. The Start condition is followed by a Device
Select Code and RW bit (as described in Table 2),
terminated by an acknowledge bit.
2/19
E1, E2
SDA
SCL
WC
V
V
CC
SS
E1-E2
SCL
WC
2
2
C-compatible bus.
V CC
V SS
M24M01
Chip Enable
Serial Data
Serial Clock
Write Control
Supply Voltage
Ground
2
C bus defini-
2
SDA
C protocol,
AI04048B
2
C memo-
When writing data to the memory, the device in-
serts an acknowledge bit during the 9
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a Stop condition after an Ack for Write, and after a
NoAck for Read.
Figure 3. LGA Connections
Note: 1. DU = Don’t Use (should be left unconnected, or tied to
Power On Reset: V
In order to prevent data corruption and inadvertent
Write operations during Power-up, a Power On
Reset (POR) circuit is included. The internal reset
is held active until V
threshold value, and all operations are disabled –
the device will not respond to any command. In the
same way, when V
voltage, below the POR threshold value, all oper-
ations are disabled and the device will not respond
to any command. A stable and valid V
applied before applying any logic signal.
When the power supply is turned on, V
from V
in between. The device ignores all instructions un-
til a time delay of t
ment that V
However, the correct operation of the device is not
guaranteed if, by this time, V
V
later of:
– t
– V
These values are specified in Table 9.
CC
PU
CC
(min).No instructions should be sent until the
after V
SS
passed the V
V
SS
to V
)
V SS
DU
E1
E2
CC
CC
CC
(min), passing through a value V
passed the V
rises above the V
PU
CC
CC
CC
M24M01
1
2
3
4
CC
(min) level
has elapsed after the mo-
Lock-Out Write Protect
drops from the operating
has reached the POR
AI04051C
8
7
6
5
th
threshold
CC
V CC
WC
SCL
SDA
is still below
th
CC
th
threshold.
CC
bit time,
must be
rises
th

Related parts for M24M01