AM186ES Advanced Micro Devices, AM186ES Datasheet - Page 51
![no-image](/images/manufacturer_photos/0/0/14/advanced_micro_devices_sml.jpg)
AM186ES
Manufacturer Part Number
AM186ES
Description
microcontrollers provide a low-cost/ high-performance solution for embedded system designers who wish to use the x86 architecture.
Manufacturer
Advanced Micro Devices
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM186ES-20KC
Manufacturer:
AMD
Quantity:
1 045
Part Number:
AM186ES-25KC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM186ES-25KI/W
Manufacturer:
SICK
Quantity:
1 000
Company:
Part Number:
AM186ES-40KC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
AM186ES-40KC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM186ES-40VC
Manufacturer:
AMD
Quantity:
1 831
Company:
Part Number:
AM186ES25KCW
Manufacturer:
AMD
Quantity:
5 292
Part Number:
AM186ESLV-20KI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM186ESLV-20VC/W
Manufacturer:
AMD
Quantity:
20 000
Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)
Parameter
t
Symbol
CSHARYL
t
t
t
t
t
t
t
t
DSHDIW
t
t
t
t
t
t
t
t
t
t
DSHDIR
t
t
t
CLTMV
t
CVCTV
CVCTX
CVDEX
CXCSX
DSHDX
DSHLH
DSLDD
t
t
t
t
t
t
CLCSL
CLCSV
CLDOX
t
t
CLHAV
t
t
t
CLSRY
DSLDV
t
DVDSL
t
t
t
t
SRYCL
INVCH
t
t
t
RESIN
CLRH
COLV
RFCY
RHAV
RHDX
RHDZ
RHLH
RLRH
CLDV
CLDX
CLRF
CLRL
CLSH
DVCL
DXDL
HVCL
LCRF
LHAV
LHLL
LLAX
LRLL
Am186™CC Communications Controller Data Sheet
No.
81
82
402
88
92
98
93
90
91
97
86
84
85
94
16
30
62
27
25
48
54
20
31
21
17
41
19
58
53
23
10
13
57
29
59
28
26
47
7
2
4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Description
SRDY transition hold time
HOLD setup
Peripheral setup time
ALE High to address valid
ALE width
AD address hold from ALE inactive
SRDY transition setup time
LCS active delay
MCS/PCS active delay
Data hold time
Data valid delay
Data in hold
HLDA valid delay
CLKOUT High to RFSH invalid
RD inactive delay
RD active delay
Status and BHE inactive delay
Timer output delay
Column address valid delay
Chip select to ARDY Low
Control active delay 1
Control inactive delay
DEN/DS inactive delay
MCS/PCS hold from command inactive
DS High to data invalid—read
DS High to data invalid—write
DS High to data bus turn-off time
DS inactive to ALE inactive
DS Low to data driven
DS Low to data valid
Data in setup
Data valid to DS Low
DEN/DS inactive to DT/R Low
LCS inactive to RFSH active delay
LCS precharge pulse width
RES setup time
RFSH cycle time
RD inactive to AD address active
RD High to data hold on AD bus
RD High to data bus turn-off time
RD inactive to ALE High
RD pulse width
51